| Electronic Components Datasheet Search |
|
6402 Datasheet(PDF) 170 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
6402 Datasheet(HTML) 170 Page - Intel Corporation |
|
170 / 250 page ![]() Registers 170 Intel® 6400/6402 Advanced Memory Buffer Datasheet 14.2.4 CCR: Class Code Register This register contains the Class Code for the AMB, specifying the device function. 14.2.5 HDR: Header Type Register This register identifies the header layout of the configuration space. 14.3 FBD Link Registers (Function 1) 14.3.1 FBD Link Control and Status 14.3.1.1 FBDS0: FBD Status 0 This register contains copies of status bits returned by the AMB in the most recent northbound status frame when SYNC command R[1:0] field is 2’b00. In the absence of SYNCs to this register, this register is not updated. Device: NodeID Function: 0 Offset: 09h Bit Attr Default Description 23:16 RO 05h Base Class. This field indicates the general device category. For the AMB, this field is hardwired to 05h, indicating it is a “memory controller”. 15:8 RO 00h Sub-Class. This field qualifies the Base Class, providing a more detailed specification of the device function. For the AMB, this field is hardwired to 00h, indicating it is a “RAM”. 7:0 RO 00h Register-Level Programming Interface. This field identifies a specific programming interface (if any), that device independent software can use to interact with the device. There are no such interfaces defined for “memory controllers”. Device: NodeID Function: 0 Offset: 0Eh Bit Attr Default Description 7RO 1 Multi-function Device. Selects whether this is a multi-function device, that may have alternative configuration layouts. The AMB has more than the 256 bytes of configuration registers allotted to a single function. Therefore, the AMB is defined to be a multifunction device, and this bit is hardwired to 1. 6:0 RO 00h Configuration Layout. This field identifies the format of the 10h through 3Fh space. The AMB uses header type “00”: these bits are hardwired to 00h. Device: NodeID Function: 1 Offset: 40h Bit Att r Default Description 7:5 RV 0h Reserved 4 RO 0h SP: Parity: This bit contains an odd parity bit that covers the S[3:0] field. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |