Electronic Components Datasheet Search
  English  ▼

X  

6402 Datasheet(PDF) 220 Page - Intel Corporation

Part # 6402
Description  Advanced Memory Buffer
PDF  250 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

6402 Datasheet(HTML) 220 Page - Intel Corporation

Back Button 6402 Datasheet HTML 216Page - Intel Corporation 6402 Datasheet HTML 217Page - Intel Corporation 6402 Datasheet HTML 218Page - Intel Corporation 6402 Datasheet HTML 219Page - Intel Corporation 6402 Datasheet HTML 220Page - Intel Corporation 6402 Datasheet HTML 221Page - Intel Corporation 6402 Datasheet HTML 222Page - Intel Corporation 6402 Datasheet HTML 223Page - Intel Corporation 6402 Datasheet HTML 224Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 220 / 250 page
background image
Registers
220
Intel® 6400/6402 Advanced Memory Buffer Datasheet
14.6.2.3
DRAMISCTL: Miscellaneous DRAM DDR Cluster Control
14.6.2.4
DDR2ODTC: DDR2 DRAM On-Die Termination Control
The DDR2ODTC controls the behavior of the ODT output (one ODT output per command
bus copy). There is a separate field to control the behavior for reads to rank0, reads to
rank1, writes to rank0, and writes to rank1. Only the lsb of each field is used, and the
msb has no effect. When an lsb of a field is set to one, the ODT pins will drive high, at
the appropriate time relative to data on the DDR bus, when the selected transaction
(read or write) is issued to the selected rank (0 or 1). If a field is set to 0, the ODT
output continues to drive low during the transaction, as it does during idle cycles.
10:8
RWST
0h
DTIMR: disable time after read data
7:4
RWST
0h
ETIMW: enable time before write data
3:0
RWST
0h
ETIMR: enable time before read data
Device:
NodeID
Function: 4
Offset:
F8h
Bit
Attr
Default
Description
31:13
RV
0000h
Reserved
12
RWST
1
VOXSTART: Enable the voltage output crossing control loop in the DDR
I/O. This bit is AND’ed with the SPDPAR1011CUR.vox_start bit.
11
RW
0
AVMODE: analog validation mode
10
RW
0
OCDLOADENABLE: calibration load placed on incoming signals for DDR2
DRAM OCD calibration
9RW
0
OCDPOLSEL: set for pull up calibration, clear for pull down
8RW
0
OCDRCOMPEN:
7:0
RWST
11h
VREFSEL: vref selection
Details of DRAMISCTL VREF Field
Settin
g
Description
TBD
Device:
NodeID
Function: 4
Offset:
F4h
Bit
Attr
Default
Description
Device:
NodeID
Function: 4
Offset:
FCh
Bit
Attr
Default
Description
7:6
RWST
0h
R1ODTWR: ODT control during writes to CS1
x1: ODT pins will drive high
x0: ODT pins remain driving low
5:4
RWST
0h
R1ODTRD: ODT control during reads to CS1
3:2
RWST
0h
R0ODTWR: ODT control during writes to CS0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com