Electronic Components Datasheet Search
  English  ▼

X  

6402 Datasheet(PDF) 222 Page - Intel Corporation

Part # 6402
Description  Advanced Memory Buffer
PDF  250 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

6402 Datasheet(HTML) 222 Page - Intel Corporation

Back Button 6402 Datasheet HTML 218Page - Intel Corporation 6402 Datasheet HTML 219Page - Intel Corporation 6402 Datasheet HTML 220Page - Intel Corporation 6402 Datasheet HTML 221Page - Intel Corporation 6402 Datasheet HTML 222Page - Intel Corporation 6402 Datasheet HTML 223Page - Intel Corporation 6402 Datasheet HTML 224Page - Intel Corporation 6402 Datasheet HTML 225Page - Intel Corporation 6402 Datasheet HTML 226Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 222 / 250 page
background image
Registers
222
Intel® 6400/6402 Advanced Memory Buffer Datasheet
14.7
DFX Registers (Function 5)
14.7.1
Transparent Mode Registers
14.7.1.1
TRANSCFG: Transparent Mode Configuration
This register enables and controls FBD DFX transparent mode features.
.
14.7.1.2
TRANDERR[8:0]: Transparent Mode Data Error Logs
This register stores data returned from DRAM byte groups on failing transparent mode
tests.
14.7.1.3
TRANSCTRL: Transparent Mode Control
Device:
NodeID
Function: 5
Offset:
3Ch
Bit
Attr
Default
Description
31:29
RV
0h
Reserved
28
RWST
0
ENDOUT: enable data output on transparent data/status pins when
set, output status when clear
27
RWST
0
LGFBITS: log bits that fail the compare when set, log raw read data
when clear.
26
RWST
0
LGFFAIL: log first failure in any burst position.
25:24
RWST
00
BSTPOS: burst position to log data/failed bits from when LGFFAIL bit
is not set.
0 = first burst in bl4 or bl8 mode
1 = last burst of bl4, second burst of bl8
2 = third burst of bl8
3 = last burst of bl8
23:20
RWST
0h
DRAMRD: byte of data bus selected to be output on transparent
data/status pins when ENDOUT bit is set.
8= DQS 17 and DQS 8
7= DQS 16 and DQS 7
...
0 = DQS 9 and DQS 0
19:16
RWST
0h
DRAMWR: byte of data bus selected to receive transparent write
data, and byte of data bus to be compared against transparent read
data.
Fh = all bytes
8= DQS 17 and DQS 8
7= DQS 16 and DQS 7
...
0 = DQS 9 and DQS 0
15:0
RWST
0000h
DFTDATA: default data for bytes not selected by the DRAMWR field.
This field has early/even data in the upper 8 bits, and late/odd data
in the lower 8 bits.
Device:
NodeID
Function: 5
Offset:
50h, 4Eh, 4Ch, 4Ah, 48h,46h, 44h, 42h, 40h
Bit
Attr
Default
Description
15:8
RWST
00h
LATE_DATA:
7:0
RWST
00h
EARLY_DATA:



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com