Electronic Components Datasheet Search
  English  ▼

X  

6402 Datasheet(PDF) 223 Page - Intel Corporation

Part # 6402
Description  Advanced Memory Buffer
PDF  250 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

6402 Datasheet(HTML) 223 Page - Intel Corporation

Back Button 6402 Datasheet HTML 219Page - Intel Corporation 6402 Datasheet HTML 220Page - Intel Corporation 6402 Datasheet HTML 221Page - Intel Corporation 6402 Datasheet HTML 222Page - Intel Corporation 6402 Datasheet HTML 223Page - Intel Corporation 6402 Datasheet HTML 224Page - Intel Corporation 6402 Datasheet HTML 225Page - Intel Corporation 6402 Datasheet HTML 226Page - Intel Corporation 6402 Datasheet HTML 227Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 223 / 250 page
background image
Intel® 6400/6402 Advanced Memory Buffer Datasheet
223
Registers
This register enables and controls FBD DFX transparent mode features.
14.7.2
Logic Analyzer Interface (LAI) Registers
14.7.2.1
LAI: LAI Operation Modes
This register controls and reports the AMB’s LAI mode and Qual controls.
14.7.2.2
SBMATCHU: Upper Southbound Match Register
This register sets the upper 8 bits of data match for three southbound commands.
Device:
NodeID
Function: 5
Offset:
80h
Bit
Attr
Default
Description
7:1
RV
00h
Reserved
0RWST
0
ENTRNSPMODE: Transparency Mode Enable
1 - Enables Transparency Mod
Device:
NodeID
Function: 5
Offset:
B8h
Bit
Attr
Default
Description
31:16
RV
0000h
Reserved
15
RWST
0
RAWMODE: data connected to LAI
0: LAI outputs contain initialization state information prior to L0S then lane
data after L0S
1: LAI outputs connected to FBD data inputs even though valid timing is not
present
14
RV
0
Reserved
13
RWST
0
QUALMODE:
Assert Qual for all non-filtered frames, or only assert Qual for all non-filtered
frames between start and stop events.
0: Ignore Qual start/stop events
1: Assert Qual after a start event, and deassert Qual after a stop events
12
RWST
0
FILTERSYNC:
Filter the frame (do not assert Qual) if the frame is a sync.
0: Disable sync filtering
1: Enable sync filtering
11:6
RV
00h
Reserved
5:0
RWST
3Fh
QUALPERIOD:
Additional number of frames Qual remains asserted
Power-on default to 63
Device:
NodeID
Function: 5
Offset:
BCh
Bit
Attr
Default
Description
31:24
RV
00h
Reserved
23:16
RWST
00h
CMD2:
Upper 8 bits [39:32] of southbound command 2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com