6402 datasheet(231/250 Pages) INTEL

231 / 250 page

Intel® 6400/6402 Advanced Memory Buffer Datasheet

231

Registers

14.8

Bring-up and Debug Registers (Function 6)

14.8.1

SPAD[1:0]: Scratch Pad

These bits have no effect upon the operation of the AMB. They are intended to be used

by software for tracking changes in AMB state. These two registers are in different

functions.

14.8.2

Southbound FBD Intel® Interconnect BIST Registers

14.8.2.1

SBFIBPORTCTL: Southbound FBD Intel® Interconnect BIST Port

Control Register

This register controls the operation of the Intel® Interconnect BIST (Intel® IBIST)

logic. Please refer to Fully-Buffered DIMM DFx Specification for detailed description of

the operation of Intel IBIST.

Device:

NodeID

Function: 7, 6

Offset:

7Ch

Bit

Attr

Default

Description

31:0

0000_0000h

FREE:

These bits are available for software definition.

Device:

NodeID

Function: 6

Offset:

80h

Bit

Attr

Default

Description

31:24

00h

Reserved

RWST

SBNBMAP: Loopback mapping bit

This bit will be sent during TS1 to the slave to specify which lanes needs to be

looped back. Actual lanes looped back is specified in the FBD Architecture Spec.

RWST

CMMSTR: Compliance Measurement Mode start

This puts the Intel IBIST logic in CMM mode and Intel IBIST TX engine will start

transmitting Intel IBIST patterns.

21:12

RWCST

000h

ERRCNT: Error Counter

Total number of frames with errors that were encountered by this port.

11:8

ROST

ERRLNNUM: Error Lane Number

This points to the first lane that encountered an error. If more than one lane

reports an error in a cycle, the most significant lane number that reported the

error will be logged.

7:6

RWCST

ERRSTAT: Port Error Status

When Intel IBIST is started, status goes to 01 until first start delimiter is

received and then goes to 00 until the end or to10 if an error occurs.

00: No error.

01: Did not receive first start delimiter.

10: Transmission error (first error).

11: Reserved for future use

5RWST

AUTOINVSWPEN: Auto Inversion sweep enable

This bit enables the inversion shift register to continuously rotate the pattern in

the FIBTXSHFT and FIBRXSHFT registers.

0: Disable Auto-inversion

1: Enable Auto-inversions

6402 Datasheet(PDF) 231 Page - Intel Corporation

6402 Datasheet(HTML) 231 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL