Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

6402 Datasheet(PDF) 235 Page - Intel Corporation

Part # 6402
Description  Advanced Memory Buffer
PDF  250 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

6402 Datasheet(HTML) 235 Page - Intel Corporation

Back Button 6402 Datasheet HTML 231Page - Intel Corporation 6402 Datasheet HTML 232Page - Intel Corporation 6402 Datasheet HTML 233Page - Intel Corporation 6402 Datasheet HTML 234Page - Intel Corporation 6402 Datasheet HTML 235Page - Intel Corporation 6402 Datasheet HTML 236Page - Intel Corporation 6402 Datasheet HTML 237Page - Intel Corporation 6402 Datasheet HTML 238Page - Intel Corporation 6402 Datasheet HTML 239Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 235 / 250 page
background image
Intel® 6400/6402 Advanced Memory Buffer Datasheet
235
Registers
14.8.2.9
SBFIBPATTBUF2: SB Intel IBIST Pattern Buffer 2 Register
This optional register contains the pattern bits used in Intel IBIST operations. Only the
least significant 24 bits are used. This user specified pattern goes out on to the link
with the least-significant 12 bits as the first frame and the most significant 12 bits as
the second frame.
14.8.2.10 SBFIBPATT2EN: SB Intel IBIST Pattern Buffer 2 Enable
This optional register specifies which lanes will carry the pattern specified in
SBFIBPATTBUFF2.
14.8.2.11 SBFIBINIT: SB Intel IBIST Initialization Register
This register control southbound Intel IBIST Testing.
Device:
NodeID
Function: 6
Offset:
A0h
Bit
Attr
Default
Description
31:24
RV
00h
Reserved
23:0
RWST
fd3302h
IBPATBUF2: IBIST Pattern Buffer 2
Pattern buffer storing the default and the user programmable pattern.
Default: fd3302h
Device:
NodeID
Function: 6
Offset:
A4h
Bit
Attr
Default
Description
31:10
RV
00h
Reserved
9:0
RWST
000h
SBFIBPATT2EN: IBIST Pattern Buffer 2 enable
Per lane enable for driving pattern buffer 2.
Device:
NodeID
Function: 6
Offset:
B0h
Bit
Attr
Default
Description
31
RV
0
Reserved
30:21
RWST
0c8h
SBTS0CNT: Southbound TS0 Count
Number of TS0 sequences to transmit.
20:13
RWST
01h
SBTS1CNT: Southbound TS1 Count
Number of TS1 sequences to transmit.
If TS1CNT[7] = 1; (TS1CNT >= 128) Intel IBIST will loop forever
If TS1CNT[7] = 0; (TS1CNT <128) Intel IBIST will loop TS1CNT
times
12:3
RWST
100h
SBDISCNT: Southbound Disable State Count
Number of cycles to remain in disable state.
2RWST1
SBCALIBEN: Southbound Calibration Enable
1 - Perform FBD Calibration.
1RV0
Reserved
0RWST0
SBIBISTINITEN: IBIST Initialization Enable
1 - Start IBIST Testing with Southbound Transmitter as the host.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com