AM3871 datasheet(178/345 Pages) TI1

178 / 345 page

AM3874, AM3872, AM3871

SPRS695

– SEPTEMBER 2011

www.ti.com

When the devcie is a PCI Express Root Complex (RC), the PCIE Subsystem can be reset by software

through the PRCM. Software should ensure that there are no ongoing PCIE transactions before asserting

this reset by first taking the PCIE Subsystem into the IDLE state. After bringing the PCIE Subsystem out

of reset, bus enumeration should be performed again and should treat all Endpoints (EP) as if they had

just been connected.

When the device is a PCI Express Endpoint (EP), the PCIE Subsystem will generate an interrupt when an

in-band reset is received. Software should process this interrupt by putting the PCIE Subsystem in the

IDLE state and then asserting the PCIE local reset through the PRCM.

All device level resets mentioned in the previous sections, except Test Reset, will also reset the PCIE

Subsystem. Therefore, the PCIE peripheral should issue a Hot Reset to all downstream devices and

re-enumerate the bus upon coming out of reset.

For more detailed information on reset isolation procedures, see the PCIe Reset Isolation section of the

Power, Reset, and Clock Management (PRCM) Module chapter of the AM387x Sitara ARM

Microprocessors (MPUs) Technical Reference Manual (Literature Number: SPRUGZ7).

7.3.13 EMAC Switch Reset Isolation

The device supports reset isolation for the Ethernet Switch (EMAC Switch). This allows the device to

undergo all resets listed in Section 7.3.1, System-Level Reset Sources, with the exception of POR Reset,

without disrupting the Ethernet Switch or the traffic being routed through the switch during the reset

condition. The following reset types can optionally provide an EMAC Switch reset isolation by setting the

ISO_CONTROL bit in the RESET_ISO Control Module register to a "1":

•

External Warm Reset

•

Emulation Warm Reset

•

Watchdog Reset

•

Software Global Cold Reset

•

Software Global Warm Reset

When one of above resets occurs and the Ethernet Switch (EMAC Switch) is programmed to be isolated:

•

The switch function of the EMAC Switch and the PLL embedded in the SATA SERDES Module (which

provides the reference clocks to the EMAC Switch) will not be reset.

•

Several Control Module registers are not reset. For more details, see the description of the

RESET_ISO register in the TBD chapter of the AM387x Sitara ARM Microprocessors (MPUs)

Technical Reference Manual (Literature Number: SPRUGZ7).

•

The pin multiplexing of some of the EMAC Switch pins is unaffected. For more details, see the

description of the RESET_ISO register in the TBD chapter of the AM387x Sitara ARM Microprocessors

(MPUs) Technical Reference Manual (Literature Number: SPRUGZ7).

The EMAC Switch is always reset when:

•

One of the above resets occurs and the Ethernet Switch is programmed to be

“not isolated”

•

A POR Reset occurs

7.3.14 RSTOUT_WD_OUT Pin

The RSTOUT_WD_OUT pin reflects device reset status and is de-asserted (high) when the device is out

reset. This output will always be asserted when a Watchdog Timer reset (Watchdog Reset) occurs. In

addition, this output is always 3-stated and the internal pull resistor is disabled on this pin while POR

and/or RESET is asserted; therefore, an external pullup/pulldown can be used to set the state of this pin

(high/low) while POR and/or RESET is asserted. For more detailed information on external PUs/PDs, see

Section 4.5.1, Pullup/Pulldown Resistors.

If the BTMODE[11] pin is latched as a "0" at the rising edge of POR or RESET, then RSTOUT_WD_OUT

is also asserted when any of the below resets occur:

178

Power, Reset, Clocking, and Interrupts

Submit Documentation Feedback

Product Folder Link(s): AM3874 AM3872 AM3871

AM3871 Datasheet(PDF) 178 Page - Texas Instruments

AM3871 Datasheet(HTML) 178 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL