RM48L930 datasheet(104/147 Pages) TI1

104 / 147 page

r(ETM)

h(ETM)

l(ETM)

f(ETM)

cyc(ETM)

RM48L930

RM48L730

RM48L530

SPNS176

– SEPTEMBER 2011

www.ti.com

4.21.7 Embedded Trace Macrocell (ETM-R4)

The device contains a ETM-R4 module with a 32-bit internal data port. The ETM-R4 module is connected

to a TPIU with a 32-bit data bus; the TPIU provides a 35-bit (32-bit data, 3-bit control) external interface

for trace. The ETM-R4 is CoreSight compliant and follows the ETM v3 specification; for more details see

ARM CoreSight ETM-R4 TRM specification.

4.21.7.1 ETM TRACECLKIN Selection

The ETM clock source can be selected as either VCLK or the external ETMTRACECLKIN pin. The

selection is done by the EXTCTRLOUT[1:0] control bits of the TPIU; the default is '00'. The address of this

Before you begin accessing TPIU registers, TPIU should be unlocked via coresight key and 1 or 2 should

be written to this register.

Table 4-40. TPIU / TRACECLKIN Selection

EXTCTRLOUT[1:0]

TPIU/TRACECLKIN

tied-zero

VCLK

ETMTRACECLKIN

tied-zero

4.21.7.2 Timing Specifications

Figure 4-22. ETMTRACECLKOUT Timing

Table 4-41. ETMTRACECLK Timing

Parameter

MIN

Description

tcyc(ETM)

t(HCLK) * 4

Clock period

tl(ETM)

20ns

Low pulse width

th(ETM)

20ns

High pulse width

tr(ETM)

3ns

Clock and data rise time

tf(ETM)

3ns

Clock and data fall time

104

System Information and Electrical Specifications

Submit Documentation Feedback

focus.ti.com: RM48L930 RM48L730 RM48L530

RM48L930 Datasheet(PDF) 104 Page - Texas Instruments

RM48L930 Datasheet(HTML) 104 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL