ORLI10G datasheet(6/72 Pages) AGERE

6 / 72 page

Agere Systems Inc.

Data Sheet

October 2001

10 Gbits/s, and 12.5 Gbits/s Line Interface FPSC

ORCA ORLI10G Quad 2.5 Gbits/s

Programmable Logic System Features

PCI local bus compliant for FPGA I/Os.

Improved PowerPC®/PowerQUICC 860 and

PowerPC/PowerQUICC II MPC8260 high-speed

synchronous microprocessor interface can be used

for configuration, readback, device control, and

device status, as well as for a general-purpose

interface to the FPGA logic, RAMs, and embedded

standard-cell blocks. Glueless interface to

synchronous PowerPC processors with user-

configurable address space provided.

New embedded AMBA™ specification 2.0 AHB

system bus (ARM ® processor) facilitates

communication among the microprocessor interface,

configuration logic, embedded block RAM, FPGA

logic, and embedded standard cell blocks.

Variable-size bused readback of configuration data

capability with the built-in microprocessor interface

and system bus.

Internal, 3-state, and bidirectional buses with simple

control provided by the SLIC.

New clock routing structures for global and local

clocking significantly increases speed and reduces

skew (<200 ps for OR4E4).

New local clock routing structures allow creation of

localized clock trees.

Two new edge clock structures allow up to six high-

speed clocks on each edge of the device for

improved setup/hold and clock to out performance.

New double-data rate (DDR) and zero-bus turn-

around (ZBT) memory interfaces support the latest

high-speed memory interfaces.

New 2x/4x uplink and downlink I/O capabilities

interface high-speed external I/Os to reduced-speed

internal logic.

ORCA Foundry development system software.

Supported by industry-standard CAE tools for design

entry, synthesis, simulation, and timing analysis.

Meets universal test and operations PHY interface

for ATM (UTOPIA) Levels 1, 2, and 3 as well as

POS-PHY3. Also meets proposed specifications for

UTOPIA Level 4 and POS-PHY4 for 10 Gbits/s

interfaces.

Meets POS-PHY3 (2.5 Gbits/s) and POS-PHY4

(10 Gbits/s) interface standards for packet-over-

SONET as defined by the Saturn Group.

ORLI10G Datasheet(PDF) 6 Page - Agere Systems

ORLI10G Datasheet(HTML) 6 Page - Agere Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

Datasheet Download

Link URL