Electronic Components Datasheet Search
  English  ▼

X  

MSP430F6776IPZ Datasheet(PDF) 75 Page - Texas Instruments

Click here to check the latest version.
Part # MSP430F6776IPZ
Description  POLYPHASE METERING SoCs
PDF  157 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

MSP430F6776IPZ Datasheet(HTML) 75 Page - Texas Instruments

Back Button MSP430F6776IPZ Datasheet HTML 71Page - Texas Instruments MSP430F6776IPZ Datasheet HTML 72Page - Texas Instruments MSP430F6776IPZ Datasheet HTML 73Page - Texas Instruments MSP430F6776IPZ Datasheet HTML 74Page - Texas Instruments MSP430F6776IPZ Datasheet HTML 75Page - Texas Instruments MSP430F6776IPZ Datasheet HTML 76Page - Texas Instruments MSP430F6776IPZ Datasheet HTML 77Page - Texas Instruments MSP430F6776IPZ Datasheet HTML 78Page - Texas Instruments MSP430F6776IPZ Datasheet HTML 79Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 157 page
background image
t
SU,MI
t
HD,MI
UCLK
SOMI
SIMO
t
VALID,MO
CKPL =0
CKPL =1
t
LOW/HIGH
t
LOW/HIGH
1/f
UCxCLK
t
STE,LEAD
t
STE,LAG
t
STE,ACC
t
STE,DIS
UCMODEx=01
UCMODEx=10
STE
ECCN 5E002 TSPA - Technology / Software Publicly Available
MSP430F677x
MSP430F676x
MSP430F674x
www.ti.com
SLAS768C – SEPTEMBER 2012 – REVISED APRIL 2013
Figure 13. SPI Master Mode, CKPH = 1
eUSCI (SPI Slave Mode)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
(1)
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX
UNIT
2 V
4
tSTE,LEAD
STE lead time, STE low to clock
ns
3 V
3
2 V
0
tSTE,LAG
STE lag time, Last clock to STE high
ns
3 V
0
2 V
46
tSTE,ACC
STE access time, STE low to SOMI data out
ns
3 V
24
2 V
38
STE disable time, STE high to SOMI high
tSTE,DIS
ns
impedance
3 V
25
2 V
2
tSU,SI
SIMO input data setup time
ns
3 V
1
2 V
2
tHD,SI
SIMO input data hold time
ns
3 V
2
2 V
55
UCLK edge to SOMI valid,
tVALID,SO
SOMI output data valid time(2)
ns
CL = 20 pF
3 V
32
2 V
24
tHD,SO
SOMI output data hold time(3)
CL = 20 pF
ns
3 V
16
(1)
fUCxCLK = 1/2tLO/HI with tLO/HI ≥ max(tVALID,MO(Master) + tSU,SI(eUSCI), tSU,MI(Master) + tVALID,SO(eUSCI)).
For the master's parameters tSU,MI(Master) and tVALID,MO(Master) refer to the SPI parameters of the attached slave.
(2)
Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. See the timing diagrams
in Figure 14 and Figure 15.
(3)
Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. See the timing diagrams in Figure 14
and Figure 15.
Copyright © 2012–2013, Texas Instruments Incorporated
Submit Documentation Feedback
75



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com