MSP430F6776IPZ datasheet(19/157 Pages) TI

19 / 157 page

ECCN 5E002 TSPA - Technology / Software Publicly Available

MSP430F677x

MSP430F676x

MSP430F674x

www.ti.com

SLAS768C – SEPTEMBER 2012 – REVISED APRIL 2013

Table 6. Terminal Functions – PZ Package (continued)

TERMINAL

NO.

I/O(1)

DESCRIPTION

NAME

General-purpose digital I/O with port interrupt

P1.3/ADC10CLK/A3

I/O

ADC10_A clock output

Analog input A3 - 10-bit ADC

General-purpose digital I/O with port interrupt

P1.2/ACLK/A2

I/O

ACLK clock output

Analog input A2 - 10-bit ADC

General-purpose digital I/O with port interrupt

Timer TA2 CCR1 capture: CCI1A input, compare: Out1 output

P1.1/TA2.1/CBOUT/

I/O

Comparator_B Output

VeREF+/A1

Positive terminal for the ADC reference voltage for an external applied reference voltage

Analog input A1 - 10-bit ADC

General-purpose digital I/O with port interrupt

Timer TA1 CCR1 capture: CCI1A input, compare: Out1 output

P1.0/TA1.1/VeREF-/A0

I/O

Negative terminal for the ADC's reference voltage for an external applied reference voltage

Analog input A0 - 10-bit ADC

COM0

I/O

LCD common output COM0 for LCD backplane

COM1

I/O

LCD common output COM1 for LCD backplane

General-purpose digital I/O with port interrupt

P1.6/COM2

I/O

LCD common output COM2 for LCD backplane

General-purpose digital I/O with port interrupt

P1.7/COM3

I/O

LCD common output COM3 for LCD backplane

General-purpose digital I/O with port interrupt and mappable secondary function

P2.0/PM_TA0.0/

Default Mapping: Timer TA0 CCR0 capture: CCI0A input, compare: Out0 output

I/O

BSL_TX/COM4

Bootstrap loader: Data transmit

LCD common output COM4 for LCD backplane

General-purpose digital I/O with port interrupt and mappable secondary function

P2.1/PM_TA0.1/

Default Mapping: Timer TA0 CCR1 capture: CCI1A input, compare: Out1 output

I/O

BSL_RX/COM5

Bootstrap loader: Data receive

LCD common output COM5 for LCD backplane

General-purpose digital I/O with port interrupt and mappable secondary function

P2.2/PM_TA0.2/COM6

I/O

Default Mapping: Timer TA0 CCR0 capture: CCI2A input, compare: Out2 output

LCD common output COM6 for LCD backplane

General-purpose digital I/O with port interrupt and mappable secondary function

P2.3/PM_TA1.0/COM7

I/O

Default Mapping: Timer TA1 CCR0 capture: CCI0A input, compare: Out0 output

LCD common output COM7 for LCD backplane

LCD capacitor connection

LCDCAP/R33

I/O

Input/output port of most positive analog LCD voltage (V1)

CAUTION: This pin must be connected to DVSS if not used.

General-purpose digital I/O with port interrupt and mappable secondary function

P2.4/PM_TA2.0/R23

I/O

Default Mapping: Timer TA2 CCR0 capture: CCI0A input, compare: Out0 output

Input/Output port of second most positive analog LCD voltage (V2)

Submit Documentation Feedback

MSP430F6776IPZ Datasheet(PDF) 19 Page - Texas Instruments

MSP430F6776IPZ Datasheet(HTML) 19 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL