MSP430F6776IPZ datasheet(12/157 Pages) TI

12 / 157 page

ECCN 5E002 TSPA - Technology / Software Publicly Available

MSP430F677x

MSP430F676x

MSP430F674x

SLAS768C – SEPTEMBER 2012 – REVISED APRIL 2013

www.ti.com

Table 5. Terminal Functions – PEU Package (continued)

TERMINAL

NO.

I/O(1)

DESCRIPTION

NAME

PEU

General-purpose digital I/O with mappable secondary function

P3.2/PM_UCA0CLK

I/O

Default mapping: eUSCI_A0 clock input/output

General-purpose digital I/O with mappable secondary function

P3.3/PM_UCA1CLK

I/O

Default mapping: eUSCI_A1 clock input/output

General-purpose digital I/O with mappable secondary function

P3.4/PM_UCA1RXD/

I/O

Default mapping: eUSCI_A1 UART receive data

PM_UCA1SOMI

Default mapping: eUSCI_A1 SPI slave out master in

General-purpose digital I/O with mappable secondary function

P3.5/PM_UCA1TXD/

I/O

Default mapping: eUSCI_A1 UART transmit data

PM_UCA1SIMO

Default mapping: eUSCI_A1 SPI slave in master out

COM0

LCD common output COM0 for LCD backplane

COM1

LCD common output COM1 for LCD backplane

General-purpose digital I/O with port interrupt

P1.6/COM2

I/O

LCD common output COM2 for LCD backplane

General-purpose digital I/O with port interrupt

P1.7/COM3

I/O

LCD common output COM3 for LCD backplane

General-purpose digital I/O

P5.0/COM4

I/O

LCD common output COM4 for LCD backplane

General-purpose digital I/O

P5.1/COM5

I/O

LCD common output COM5 for LCD backplane

General-purpose digital I/O

P5.2/COM6

I/O

LCD common output COM6 for LCD backplane

General-purpose digital I/O

P5.3/COM7

I/O

LCD common output COM7 for LCD backplane

LCD capacitor connection

LCDCAP/R33

I/O

Input/output port of most positive analog LCD voltage (V1)

CAUTION: This pin must be connected to DVSS if not used.

General-purpose digital I/O

P5.4/SDCLK/R23

I/O

SD24_B bit stream clock input/output

Input/Output port of second most positive analog LCD voltage (V2)

General-purpose digital I/O

P5.5/SD0DIO/

SD24_B converter 0 bit stream data input/output

I/O

LCDREF/R13

External reference voltage input for regulated LCD voltage

Input/Output port of third most positive analog LCD voltage (V3 or V4)

General-purpose digital I/O

P5.6/SD1DIO/R03

I/O

SD24_B converter 1 bit stream data input/output

Input/output port of lowest analog LCD voltage (V5)

General-purpose digital I/O

P5.7/SD2DIO/CB2

I/O

SD24_B converter 2 bit stream data input/output

Comparator_B input CB2

General-purpose digital I/O

P6.0/SD3DIO

I/O

SD24_B converter 3 bit stream data input/output

Submit Documentation Feedback

MSP430F6776IPZ Datasheet(PDF) 12 Page - Texas Instruments

MSP430F6776IPZ Datasheet(HTML) 12 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL