MSP430F6776IPZ datasheet(84/157 Pages) TI

84 / 157 page

ECCN 5E002 TSPA - Technology / Software Publicly Available

MSP430F677x

MSP430F676x

MSP430F674x

SLAS768C – SEPTEMBER 2012 – REVISED APRIL 2013

www.ti.com

SD24_B Performance (continued)

fSD24 = 1 MHz, SD24OSRx = 256, SD24REFON = 1

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

SD24GAIN: 1, fCM = 50 Hz, VCM = 930 mV

3 V

-120

Common mode rejection at

CMRR,50Hz

SD24GAIN: 8, fCM = 50 Hz, VCM = 120 mV

3 V

-110

50 Hz(8)

SD24GAIN: 32, fCM = 50 Hz, VCM = 30 mV

3 V

-100

SD24GAIN: 1, VCC = 3 V + 50 mV × sin(2π × fVCC ×

-61

t), fVCC = 50 Hz

AC power supply rejection

SD24GAIN: 8, VCC = 3 V + 50 mV × sin(2π × fVCC ×

-75

PSRR,ext

ratio, external reference(9)

t), fVCC = 50 Hz

SD24GAIN: 32, VCC = 3 V + 50 mV × sin(2π × fVCC ×

-79

t), fVCC = 50 Hz

SD24GAIN: 1, VCC = 3 V + 50 mV × sin(2π × fVCC ×

-61

t), fVCC = 50 Hz

AC power supply rejection

SD24GAIN: 8, VCC = 3 V + 50 mV × sin(2π × fVCC ×

-75

PSRR,int

ratio, internal reference(9)

t), fVCC = 50 Hz

SD24GAIN: 32, VCC = 3 V + 50 mV × sin(2π × fVCC ×

-79

t), fVCC = 50 Hz

Crosstalk source: SD24GAIN: 1, Sine-wave with

maximum possible Vpp, fIN = 50 Hz, 100 Hz,

3 V

-120

Converter under test: SD24GAIN: 1

Crosstalk source: SD24GAIN: 1, Sine-wave with

Crosstalk between

maximum possible Vpp, fIN = 50 Hz, 100 Hz,

3 V

-115

converters(10)

Converter under test: SD24GAIN: 8

Crosstalk source: SD24GAIN: 1, Sine-wave with

maximum possible Vpp, fIN = 50 Hz, 100 Hz,

3 V

-110

Converter under test: SD24GAIN: 32

(8)

The AC CMRR is the difference between a hypothetical signal with the amplitude and frequency of the applied common mode ripple

applied to the inputs of the ADC and the actual common mode signal spur visible in the FFT spectrum:

AC CMRR = Error Spur [dBFS] - 20log(VCM/1.2V/G) [dBFS] with a common mode signal of VCM × sin(2π × fCM × t) applied to the analog

inputs.

The AC CMRR is measured with the both inputs connected to the common mode signal; that is, no differential input signal is applied.

With the specified typical values the error spur is within the noise floor (as specified by the SINAD values).

(9)

The AC PSRR is the difference between a hypothetical signal with the amplitude and frequency of the applied supply voltage ripple

applied to the inputs of the ADC and the actual supply ripple spur visible in the FFT spectrum:

AC PSRR = Error Spur [dBFS] - 20log(50mV/1.2V/G) [dBFS] with a signal of 50mV × sin(2

π × fVCC × t) added to VCC.

The AC PSRR is measured with the inputs grounded; that is, no analog input signal is applied.

With the specified typical values the error spur is within the noise floor (as specified by the SINAD values).

SD24GAIN: 1

→ Hypothetical signal: 20log(50mV/1.2V/1) = -27.6 dBFS

SD24GAIN: 8

→ Hypothetical signal: 20log(50mV/1.2V/8) = -9.5 dBFS

SD24GAIN: 32

→ Hypothetical signal: 20log(50mV/1.2V/32) = 2.5 dBFS

(10) The crosstalk XT is specified as the tone level of the signal applied to the crosstalk source seen in the spectrum of the converter under

test. It is measured with the inputs of the converter under test being grounded.

Submit Documentation Feedback

MSP430F6776IPZ Datasheet(PDF) 84 Page - Texas Instruments

MSP430F6776IPZ Datasheet(HTML) 84 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL