MSP430F6776IPZ datasheet(20/157 Pages) TI

20 / 157 page

ECCN 5E002 TSPA - Technology / Software Publicly Available

MSP430F677x

MSP430F676x

MSP430F674x

SLAS768C – SEPTEMBER 2012 – REVISED APRIL 2013

www.ti.com

Table 6. Terminal Functions – PZ Package (continued)

TERMINAL

NO.

I/O(1)

DESCRIPTION

NAME

General-purpose digital I/O with port interrupt and mappable secondary function

Default mapping: eUSCI_B0 SPI slave out, master in

P2.5/PM_UCB0SOMI/

PM_UCB0SCL/LCDREF/

I/O

Default mapping: eUSCI_B0 I2C clock

R13

External reference voltage input for regulated LCD voltage

Input/Output port of third most positive analog LCD voltage (V3 or V4)

General-purpose digital I/O with port interrupt and mappable secondary function

P2.6/PM_UCB0SIMO/

Default mapping: eUSCI_B0 SPI slave in, master out

I/O

PM_UCB0SDA/R03

Default mapping: eUSCI_B0 I2C data

Input/output port of lowest analog LCD voltage (V5)

General-purpose digital I/O with port interrupt and mappable secondary function

P2.7/PM_UCB0CLK/CB2

I/O

Default mapping: eUSCI_B0 clock input/output

Comparator_B input CB2

General-purpose digital I/O with mappable secondary function

P3.0/PM_UCA0RXD/

I/O

Default mapping: eUSCI_A0 UART receive data

PM_UCA0SOMI

Default mapping: eUSCI_A0 SPI slave out, master in

General-purpose digital I/O with mappable secondary function

P3.1/PM_UCA0TXD/

Default mapping: eUSCI_A0 UART transmit data

I/O

PM_UCA0SIMO/S39

Default mapping: eUSCI_A0 SPI slave in, master out

LCD segment output S39

General-purpose digital I/O with mappable secondary function

P3.2/PM_UCA0CLK/S38

I/O

Default mapping: eUSCI_A0 clock input/output

LCD segment output S38

General-purpose digital I/O with mappable secondary function

P3.3/PM_UCA1CLK/S37

I/O

Default mapping: eUSCI_A1 clock input/output

LCD segment output S37

General-purpose digital I/O with mappable secondary function

P3.4/PM_UCA1RXD/

Default mapping: eUSCI_A1 UART receive data

I/O

PM_UCA1SOMI/S36

Default mapping: eUSCI_A1 SPI slave out, master in

LCD segment output S36

General-purpose digital I/O with mappable secondary function

P3.5/PM_UCA1TXD/

Default mapping: eUSCI_A1 UART transmit data

I/O

PM_UCA1SIMO/S35

Default mapping: eUSCI_A1 SPI slave in, master out

LCD segment output S35

General-purpose digital I/O with mappable secondary function

P3.6/PM_UCA2RXD/

Default mapping: eUSCI_A2 UART receive data

I/O

PM_UCA2SOMI/S34

Default mapping: eUSCI_A2 SPI slave out, master in

LCD segment output S34

General-purpose digital I/O with mappable secondary function

P3.7/PM_UCA2TXD/

Default mapping: eUSCI_A2 UART transmit data

I/O

PM_UCA2SIMO/S33

Default mapping: eUSCI_A2 SPI slave in, master out

LCD segment output S33

General-purpose digital I/O with mappable secondary function

P4.0/PM_UCA2CLK/S32

I/O

Default mapping: eUSCI_A2 clock input/output

LCD segment output S32

Submit Documentation Feedback

MSP430F6776IPZ Datasheet(PDF) 20 Page - Texas Instruments

MSP430F6776IPZ Datasheet(HTML) 20 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL