MSP430F6776IPZ datasheet(27/157 Pages) TI

27 / 157 page

ECCN 5E002 TSPA - Technology / Software Publicly Available

MSP430F677x

MSP430F676x

MSP430F674x

www.ti.com

SLAS768C – SEPTEMBER 2012 – REVISED APRIL 2013

Table 9. Interrupt Sources, Flags, and Vectors (continued)

SYSTEM

WORD

INTERRUPT SOURCE

INTERRUPT FLAG

PRIORITY

INTERRUPT

ADDRESS

Comparator_B

Comparator_B Interrupt Flags (CBIV) (1)

Maskable

0FFCAh

AES

AESRDYIFG

Maskable

0FFC8h

0FFC6h

Reserved

Reserved(5)

⋮

0FF80h

0, lowest

(5)

Reserved interrupt vectors at addresses are not used in this device and can be used for regular program code if necessary. To maintain

compatibility with other devices, it is recommended to reserve these locations.

Special Function Registers (SFRs)

The MSP430 SFRs are located in the lowest address space and can be accessed via word or byte formats.

Legend

rw:

Bit can be read and written.

rw-0,1:

Bit can be read and written. It is reset or set by PUC.

rw-(0,1):

Bit can be read and written. It is reset or set by POR.

rw-[0,1]:

Bit can be read and written. It is reset or set by BOR.

–

SFR bit is not present in device.

Table 10. Interrupt Enable 1

–

AUXSWNMIE

–

rw-0

JMBOUTIE

JMBINIE

ACCVIE

NMIIE

VMAIE

–

OFIE

WDTIE

rw-0

WDTIE

Watchdog timer interrupt enable. Inactive if watchdog mode is selected. Active if watchdog timer is configured as a

general-purpose timer.

OFIE

Oscillator fault interrupt enable

VMAIE

Vacant memory access interrupt enable

NMIIE

Nonmaskable interrupt enable

ACCVIE

Flash access violation interrupt enable

JMBINIE

JTAG mailbox input interrupt enable

JMBOUTIE

JTAG mailbox output interrupt enable

AUXSWNMIE

Supply switched non-maskable interrupt enable

Table 11. Interrupt Flag 1

–

JMBOUTIFG

JMBINIFG

–

NMIIFG

VMAIFG

–

OFIFG

WDTIFG

rw-[0]

rw-0

WDTIFG

Set on watchdog timer overflow (in watchdog mode) or security key violation

Reset on VCC power-on or a reset condition at the RST/NMI pin in reset mode

OFIFG

Flag set on oscillator fault

VMAIFG

Set on vacant memory access

NMIIFG

Set via RST/NMI pin

JMBINIFG

Set on JTAG mailbox input message

JMBOUTIFG

Set on JTAG mailbox output register ready for next message

Submit Documentation Feedback

MSP430F6776IPZ Datasheet(PDF) 27 Page - Texas Instruments

MSP430F6776IPZ Datasheet(HTML) 27 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL