Electronic Components Datasheet Search
  English  ▼

X  

MSP430F6776IPZ Datasheet(PDF) 83 Page - Texas Instruments

Click here to check the latest version.
Part # MSP430F6776IPZ
Description  POLYPHASE METERING SoCs
PDF  157 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

MSP430F6776IPZ Datasheet(HTML) 83 Page - Texas Instruments

Back Button MSP430F6776IPZ Datasheet HTML 79Page - Texas Instruments MSP430F6776IPZ Datasheet HTML 80Page - Texas Instruments MSP430F6776IPZ Datasheet HTML 81Page - Texas Instruments MSP430F6776IPZ Datasheet HTML 82Page - Texas Instruments MSP430F6776IPZ Datasheet HTML 83Page - Texas Instruments MSP430F6776IPZ Datasheet HTML 84Page - Texas Instruments MSP430F6776IPZ Datasheet HTML 85Page - Texas Instruments MSP430F6776IPZ Datasheet HTML 86Page - Texas Instruments MSP430F6776IPZ Datasheet HTML 87Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 157 page
background image
ECCN 5E002 TSPA - Technology / Software Publicly Available
MSP430F677x
MSP430F676x
MSP430F674x
www.ti.com
SLAS768C – SEPTEMBER 2012 – REVISED APRIL 2013
SD24_B Performance (continued)
fSD24 = 1 MHz, SD24OSRx = 256, SD24REFON = 1
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
SD24GAIN: 1, with external reference (1.2 V)
3 V
-1
+1
EG
Gain error(1)
SD24GAIN: 8, with external reference (1.2 V)
3 V
-2
+2
%
SD24GAIN: 32, with external reference (1.2 V)
3 V
-2
+2
Gain error temperature
ΔEG/ΔT
coefficient(2), internal
SD24GAIN: 1, 8, or 32 (with internal reference)
3 V
80
ppm/°C
reference
SD24GAIN: 1 (with external reference)
3 V
15
Gain error temperature
ΔEG/ΔT
coefficient(2), external
SD24GAIN: 8 (with external reference)
3 V
15
ppm/°C
reference
SD24GAIN: 32 (with external reference)
3 V
15
SD24GAIN: 1
3 V
0.1
ΔEG/ΔVCC
Gain error vs VCC
(3)
SD24GAIN: 8
3 V
0.1
%/V
SD24GAIN: 32
3 V
0.4
SD24GAIN: 1 (with Vdiff = 0V)
3 V
2.3
EOS[V]
Offset error(4)
SD24GAIN: 8
3 V
1
mV
SD24GAIN: 32
3 V
0.5
SD24GAIN: 1 (with Vdiff = 0V)
3 V
-0.2
+0.2
% FS
EOS[FS]
Offset error(4)
SD24GAIN: 8
3 V
-0.7
+0.7
% FS
SD24GAIN: 32
3 V
-1.4
+1.4
% FS
SD24GAIN: 1
3 V
2
Offset error temperature
ΔEOS/ΔT
SD24GAIN: 8
3 V
0.25
µV/°C
coefficient(5)
SD24GAIN: 32
3 V
0.1
SD24GAIN: 1
3 V
500
ΔEOS/ΔVCC
Offset error vs VCC
(6)
SD24GAIN: 8
3 V
125
µV/V
SD24GAIN: 32
3 V
50
SD24GAIN: 1
3 V
-120
Common mode rejection at
CMRR,DC
SD24GAIN: 8
3 V
-110
dB
DC(7)
SD24GAIN: 32
3 V
-100
(1)
The gain error EG specifies the deviation of the actual gain Gact from the nominal gain Gnom: EG = (Gact - Gnom)/Gnom. It covers process,
temperature and supply voltage variations.
(2)
The gain error temperature coefficient
ΔEG/ ΔT specifies the variation of the gain error EG over temperature (EG(T) = (Gact(T) -
Gnom)/Gnom) using the box method (that is, minimum and maximum values):
ΔEG/ ΔT = (MAX(EG(T)) - MIN(EG(T) ) / (MAX(T) - MIN(T)) = (MAX(Gact(T)) - MIN(Gact(T)) / Gnom / (MAX(T) - MIN(T))
with T ranging from -40°C to +85°C.
(3)
The gain error vs VCC coefficient ΔEG/ ΔVCC specifies the variation of the gain error EG over supply voltage (EG(VCC) = (Gact(VCC) -
Gnom)/Gnom) using the box method (that is, minimum and maximum values):
ΔEG/ ΔVCC = (MAX(EG(VCC)) - MIN(EG(VCC) ) / (MAX(VCC) - MIN(VCC)) = (MAX(Gact(VCC)) - MIN(Gact(VCC)) / Gnom / (MAX(VCC) -
MIN(VCC))
with VCC ranging from 2.4V to 3.6V.
(4)
The offset error EOS is measured with shorted inputs in 2s complement mode with +100% FS = VREF/G and -100% FS = -VREF/G.
Conversion between EOS [FS] and EOS [V] is as follows: EOS [FS] = EOS [V]×G/VREF; EOS [V] = EOS [FS]×VREF/G.
(5)
The offset error temperature coefficient
ΔEOS/ ΔT specifies the variation of the offset error EOS over temperature using the box method
(that is, minimum and maximum values):
ΔEOS/ ΔT = (MAX(EOS(T)) - MIN(EOS(T) ) / (MAX(T) - MIN(T))
with T ranging from -40°C to +85°C.
(6)
The offset error vs VCC ΔEOS/ ΔVCC specifies the variation of the offset error EOS over supply voltage using the box method (that is,
minimum and maximum values):
ΔEOS/ ΔVCC = (MAX(EOS(VCC)) - MIN(EOS(VCC) ) / (MAX(VCC) - MIN(VCC))
with VCC ranging from 2.4V to 3.6V.
(7)
The DC CMRR specifies the change in the measured differential input voltage value when the common mode voltage varies:
DC CMRR = -20log(
ΔMAX/FSR) with ΔMAX being the difference between the minium value and the maximum value measured when
sweeping the common mode voltage.
The DC CMRR is measured with both inputs connected to the common mode voltage (that is, no differential input signal is applied), and
the common mode voltage is swept from -1V to VCC.
Copyright © 2012–2013, Texas Instruments Incorporated
Submit Documentation Feedback
83



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com