Electronic Components Datasheet Search
  English  ▼

X  

BMC150 Datasheet(PDF) 19 Page - List of Unclassifed Manufacturers

Part # BMC150
Description  6-axis eCompass
PDF  141 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC2 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC2 - List of Unclassifed Manufacturers

BMC150 Datasheet(HTML) 19 Page - List of Unclassifed Manufacturers

Back Button BMC150 Datasheet HTML 15Page - List of Unclassifed Manufacturers BMC150 Datasheet HTML 16Page - List of Unclassifed Manufacturers BMC150 Datasheet HTML 17Page - List of Unclassifed Manufacturers BMC150 Datasheet HTML 18Page - List of Unclassifed Manufacturers BMC150 Datasheet HTML 19Page - List of Unclassifed Manufacturers BMC150 Datasheet HTML 20Page - List of Unclassifed Manufacturers BMC150 Datasheet HTML 21Page - List of Unclassifed Manufacturers BMC150 Datasheet HTML 22Page - List of Unclassifed Manufacturers BMC150 Datasheet HTML 23Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 141 page
background image
Datasheet
eCompass BMC150
Page 19
Confidential
BST-BMC150-DS000-03 | Revision 0.4 | February 2013
Bosch Sensortec
© Bosch Sensortec GmbH reserves all rights even in the event of industrial property rights. We reserve all rights of disposal such as copying and passing on to
third parties. BOSCH and the symbol are registered trademarks of Robert Bosch GmbH, Germany.
Note: Specifications within this document are subject to change without notice. Not intended for publication.
Suspend mode is entered (left) by writing ´1´ (´0´) to the (0x11) suspend bit after bit (0x12)
lowpower_mode has been set to ‘0’. Although write access to registers is supported at the full
interface clock speed (SCL or SCK), a waiting period must be inserted between two consecutive
write cycles (please refer also to section 8.2.1).
In standby mode the analog part is powered down, while the digital part remains largely
operational. No data acquisition is performed. Reading and writing registers is supported
without any restrictions. The latest acceleration data and the content of all configuration
registers are kept. Standby mode is entered (left) by writing ´1´ (´0´) to the (0x11) suspend bit
with bit (0x12) lowpower_mode set to ‘1’. It is also possible to enter normal mode by performing
a softreset as described in chapter 7.6.
In low-power mode 1, the device is periodically switching between a sleep phase and a wake-
up phase. The wake-up phase essentially corresponds to operation in normal mode with
complete power-up of the circuitry. The sleep phase essentially corresponds to operation in
suspend mode. Low-power mode is entered (left) by writing ´1´ (´0´) to the (0x11) lowpower_en
bit after bit (0x12) lowpower_mode has been set to ‘0’. Read access to registers is possible
without limitations. However, unless the register access is synchronised with the wake-up
phase, the restrictions of the suspend mode apply.
Low-power mode 2 is very similar to low-power mode 1, but register access is possible at any
time without restrictions. It consumes more power than low-power mode 1. In low-power mode 2
the device is periodically switching between a sleep phase and a wake-up phase. The wake-up
phase essentially corresponds to operation in normal mode with complete power-up of the
circuitry. The sleep phase essentially corresponds to operation in standby mode. Low-power
mode is entered (left) by writing ´1´ (´0´) to the (0x11) lowpower_en bit with bit (0x12)
lowpower_mode set to ‘1’.
The timing behaviour of the low-power modes 1 and 2 depends on the setting of the (0x12)
sleeptimer_en bit. When (0x12) sleeptimer_en is set to ‘0’, the event-driven time-base mode
(EDT) is selected. In EDT the duration of the wake-up phase depends on the number of
samples required by the enabled interrupt engines. If an interrupt is detected, the device stays
in the wake-up phase as long as the interrupt condition endures (non-latched interrupt), or until
the latch time expires (temporary interrupt), or until the interrupt is reset (latched interrupt). If no
interrupt is detected, the device enters the sleep phase immediately after the required number
of acceleration samples have been taken and an active interface access cycle has ended. The
EDT mode is recommended for power-critical applications which do not use the FIFO. Also,
EDT mode is compatible with legacy BST sensors.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com