| Electronic Components Datasheet Search |
|
LP3972 Datasheet(PDF) 22 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
LP3972 Datasheet(HTML) 22 Page - Texas Instruments |
|
22 / 59 page ![]() msb Register Add lsb msb Chip Address lsb start ack w msb DATA1 lsb ack ack ack ack stop ack from slave ack from slave ack from slave ack from slave ack from slave Register 0x24 Data (reg_0x24) msb DATA2 lsb msb DATA3 lsb Data (reg_0x25) Data (reg_0x26) msb Register Add lsb msb Chip Address lsb start ack w msb DATA lsb ack msb Register Add lsb ack msb DATA lsb ack ack stop ack from slave ack from slave ack from slave ack from slave ack from slave Register 0x24 Register 0x2A LP3972 SNVS468J – SEPTEMBER 2006 – REVISED AUGUST 2011 www.ti.com MULTI-BYTE I2C COMMAND SEQUENCE To correctly function with the Monahan’s Power Management I2C the LP3972’s I2C serial interface shall support Random register Multi-byte command sequencing: During a multi-byte write the Master sends the Start command followed by the Device address, which is sent only once, followed by the 8 Bit register address, then 8 bits of data. The I2C slave must then accept the next random register address followed by 8 bits of data and continue this process until the master sends a valid stop condition. A Typical Multi-byte random register transfer is outlined below: Device Address, Register A Address, Ach, Register A Data, Ach Register M Address, Ach, Register M Data, Ach Register X Address, Ach, Register X Data, Ach Register Z Address, Ach, Register Z Data, Ach, Stop Note: The PMIC is not required to see the I2C device address for each transaction. A, M, X, and Z are Random numbers. Figure 24. INCREMENTAL REGISTER I2C COMMAND SEQUENCE The LP3972 supports address increment (burst mode). When you have defined register address n data bytes can be sent and register address is incremented after each data byte has been sent. Address incrimination may be required for non XScale applications. User can define whether multi-byte (default) to random address or address incrimination will be used. Figure 25. LP3972 CONTROL REGISTER Register Address Register Name Read/Write Register Description 8h’07 SCR R/W System Control Register 8h’10 OVER1 R/W Output Voltage Enable Register 1 8h’11 OVSR1 R Output Voltage Status Register 1 8h’12 OVER2 R/W Output Voltage Enable Register 2 8h’13 OVSR2 R Output Voltage Status Register 2 8h’20 VCC1 R/W Voltage Change Control Register 1 8h’23 ADTV1 R/W Buck1 Target Voltage 1 Register 8h’24 ADTV2 R/W Buck1 DVM Target Voltage 2 Register 22 Submit Documentation Feedback Copyright © 2006–2011, Texas Instruments Incorporated Product Folder Links: LP3972 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |