ML7344J datasheet(29/151 Pages) ETC2

29 / 151 page

FEDL7344C/E/J-04

ML7344C/E/J

29/151

●SLEEP setting

Deep SLEEP mode: Powers for all blocks except for IO pins are turned off.

SLEEP mode: Main regulator and 26MHz oscillation circuits are turned off. But sub-regulator is turned-on.

The following registers can be programmed to control SLEEP state

Function

Control bit name

Power control

PDN_EN([SLEEP?WU_SET:B0 0x2D(1)])

Wake-up setting

WAKEUP_EN([SLEEP/WU_SET:B0 0x2D(4)])

Wake-up timer clock source setting

WUT_CLK_SOURCE([SLEEP/WU_SET:B0 0x2D(2)])

Internal RC oscillator control

RC32K_EN([CLK_SET2:B0 0x03(3)])

Setting method and internal state for DEEP_SLEEP and various SLEEP modes are as follows:

SLEEP mode

Setting method

DEEP_SLEEP

RESETN pin=”L”

REGPDIN pin=”H”

OFF

SLEEP1

[SLEEP/WU_SET: B0 0x2D(4-0)] = 0b0_1011 (*2)

[CLK_SET2: B0 0x03(3)] = 0b0 (default)

OFF

SLEEP2

[SLEEP/WU_SET: B0 0x2D(4-0)] = 0b0_1001 (*2)

[CLK_SET2: B0 0x03(3)] = 0b0 (default)

OFF

(*1)

OFF

SLEEP3

[SLEEP/WU_SET: B0 0x2D(4-0)] = 0b1_1001 (*2)

[CLK_SET2: B0 0x03(3)] = 0b0 (default)

OFF

SLEEP4

[SLEEP/WU_SET: B0 0x2D(4-0)] = 0b1_1101 (*2)

[CLK_SET2: B0 0x03(3)] = 0b1

OFF

(*1) Low speed clock is supplied from EXT_CLK pin.

(*2) Please set proper value to [SLEEP/WU_SET: B0 0x2D(3)].

NOTE: Contents of registers are not kept during DEEP_SLEEP. Contents of registers are kept during SLEEP1, SLEEP2,

SLEEP3 and SLEEP4.

However, in SLEEP1 mode, contents of TX FIFO and RX FIFO are not kept, because power to FIFO is turned off.

ML7344J Datasheet(PDF) 29 Page - List of Unclassifed Manufacturers

ML7344J Datasheet(HTML) 29 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL