 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
HM17CM256 Datasheet(PDF) 104 Page - Hynix Semiconductor |
|
|
|||||||||||||||||||||||||||||
HM17CM256 Datasheet(HTML) 104 Page - Hynix Semiconductor |
|
|
104 / 111 page  HM17CM256 - 104 - • SOURCE CLOCK INPUT TIMING (VDD=2.4 ∼3.3V, Ta=-30∼+85°C) ITEM SYMBOL CONDITION MIN. MAX. UNIT PORT OSC1 “H” pulse width (1) tCKHW1 TBD TBD µs OSC1 OSC1 “L” pulse width (1) tCKLW1 TBD TBD µs ∗1 OSC1 “H” pulse width (2) tCKHW2 TBD TBD µs OSC1 OSC1 “L” pulse width (2) tCKLW2 TBD TBD µs ∗2 OSC1 “H” pulse width (3) tCKHW3 TBD TBD µs OSC1 OSC1 “L” pulse width (3) tCKLW3 TBD TBD µs ∗3 (VDD=1.7 ∼2.4V, Ta=-30∼+85°C) ITEM SYMBOL CONDITION MIN. MAX. UNIT PORT OSC1 “H” pulse width (1) tCKHW1 TBD TBD µs OSC1 OSC1 “L” pulse width (1) tCKLW1 TBD TBD µs ∗1 OSC1 “H” pulse width (2) tCKHW2 TBD TBD µs OSC1 OSC1 “L” pulse width (2) tCKLW2 TBD TBD µs ∗2 OSC1 “H” pulse width (3) tCKHW3 TBD TBD µs OSC1 OSC1 “L” pulse width (3) tCKLW3 TBD TBD µs ∗3 notice) All timing reference is 20% and 80% of VDD and 80%. ∗1 applicable under gradation display , MON=”0”, PWM=”0” ∗2 applicable under fixed gradation display , MON=”0”,PWM=”1” ∗3 applicable under BW display , MON=”1” OSC1 tCKLW tCKHW |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
