82802AC datasheet(49/53 Pages) INTEL

49 / 53 page

Intel

® 82802AB/AC Firmware Hub

Datasheet

6.4.1.

Reset Operations

Symbol

Parameter

Notes

Min.

Max.

Unit

tPLPH

RST# pulse low time (If RST# is tied to VCC, this

specification is not applicable.)

100

tPLRH

RST# low to reset during block erase or program

1, 2

µs

Note:

1. If RST# is asserted when the WSM is not busy (RY/BY# = ‘1’), the reset will complete within 100

ns.

2. A reset time, tPHAV, is required from the latter of RY/BY# or RST# going high until outputs are

valid.

6.4.2.

AC Waveforms for Reset Operations

RST# (P)

RY/BY# (R)

6.4.3.

A/A Mux Read-Only Operations (1,3)

Symbol

Parameter

Notes

Min.

Max.

Unit

tAVAV

Read cycle time

250

tAVCL

Row address setup to R/C# low

tCLAX

Row address hold from R/C# low

tAVCH

Column address setup to R/C# high

tCHAX

Column address hold from R/C# high

tCHQV

R/C# high to output delay

150

tGLQV

OE# low to output delay

tPHAV

RST# high to row address setup

µs

tGLQX

OE# low to output in low Z

R10

tGHQZ

OE# high to output in high Z

R11

tQXGH

Output hold from OE# high

Note:

1. See the AC input/output reference waveform for the maximum allowable input slew rate.

2. OE# may be delayed up to tCHQV – tGLQV after the rising edge of R/C# without affecting tCHQV.

3. Tc = 0 °C to + 85 °C, 3.3 V ± 0.3 V VCC

82802AC Datasheet(PDF) 49 Page - Intel Corporation

82802AC Datasheet(HTML) 49 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53

Datasheet Download

Link URL