Electronic Components Datasheet Search
  English  ▼

X  

UPD30121 Datasheet(PDF) 17 Page - NEC

Part # UPD30121
Description  VR4121TM 64-/32-BIT MICROPROCESSOR
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

UPD30121 Datasheet(HTML) 17 Page - NEC

Back Button UPD30121 Datasheet HTML 13Page - NEC UPD30121 Datasheet HTML 14Page - NEC UPD30121 Datasheet HTML 15Page - NEC UPD30121 Datasheet HTML 16Page - NEC UPD30121 Datasheet HTML 17Page - NEC UPD30121 Datasheet HTML 18Page - NEC UPD30121 Datasheet HTML 19Page - NEC UPD30121 Datasheet HTML 20Page - NEC UPD30121 Datasheet HTML 21Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 76 page
background image
Data Sheet U14691EJ1V0DS00
17
µµµµPD30121
1.2 Pin Status in Specific Status
(1/4)
Pin Name
After Reset by
the RTC Reset
After Reset by the
Deadman’s Switch
or RSTSW# Signal
In the Suspend
Mode
In the Hibernate
Mode or Shut Down
by the HAL Timer
During a Bus
Hold
ADD25/SCLK
0
Note 1
Note 2
0Hi-Z
ADD (0:24)
0
0
Note 2
0Hi-Z
DATA (0:15)
0
0
Note 2
0Hi-Z
DATA (16:31)/
GPIO (16:31)
0/
Hi-Z
0/
Hi-Z
Note 2
0/
Hi-Z
Hi-Z/
Note 2
LCDCS#
Hi-Z
1
1
Hi-Z
1
RD#
Hi-Z
1
1
Hi-Z
Hi-Z
WR#
Hi-Z
1
1
Hi-Z
Hi-Z
LCDRDY
−−
ROMCS (2:3)#
Hi-Z
Note 3
Note 3
Note 3
Note 3
ROMCS (0:1)#
Hi-Z
1
1
Hi-Z
1
UUCAS#/MRAS3#
Note 4
Note 5
Note 6
0Hi-Z
ULCAS#/MRAS2#
Note 4
Note 5
Note 6
0Hi-Z
MRAS (0:1)#
Hi-Z
1
1
1
Hi-Z
UCAS#
0
Note 7
00
Hi-Z
LCAS#
0
Note 7
00
Hi-Z
BUSCLK
0
0
Note 2
0
Note 8
Notes 1. This differs depending on the setting of the SCLK bit in the SDRAMMODEREG register.
When SCLK bit has a value of "1": outputs clock.
When SCLK bit has a value of "0": low level is output.
2. Maintains the state of the previous Full-speed Mode.
3. When used as the chip select for the ROM or extended ROM, this is the same as ROMCS (0:1)# pins.
When used as the RAS for the extended DRAM, this is the same as MRAS (0:1)# pins.
4. When DBUS32 signal = 1, this becomes the high impedance state.
When DBUS32 signal = 0, the high level is output.
5. When DBUS32 signal = 1: See Note 7 below.
When DBUS32 signal = 0: high level is output.
6. When DBUS32 signal = 1: low level is output.
When DBUS32 signal = 0: high level is output.
7. Reset by the RSTSW# signal: The pin outputs a low level. (Self refresh)
Reset by the Deadman’s switch: The pin outputs a high level.
8. Bus hold from the Suspend Mode: The state of the previous Full-speed Mode is maintained.
Bus hold from Full-speed Mode or Standby Mode: Outputs clocks.
Remark 0: low level, 1: high level, Hi-Z: high impedance



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com