Electronic Components Datasheet Search
  English  ▼

X  

WM8993 Datasheet(PDF) 205 Page - Wolfson Microelectronics plc

Part # WM8993
Description  Audio Hub CODEC for Multimedia Phones
PDF  229 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8993 Datasheet(HTML) 205 Page - Wolfson Microelectronics plc

Back Button WM8993 Datasheet HTML 201Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 202Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 203Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 204Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 205Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 206Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 207Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 208Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 209Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 205 / 229 page
background image
Production Data
WM8993
w
PD, November 2010, Rev 4.0
205
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R96 (60h)
Analogue
HP 0
8
HPOUT1_AUT
O_PU
1
Enables automatic power-up of HPOUT1 by monitoring
HPOUT1L_ENA and HPOUT1R_ENA
0 = Disabled
1 = Enabled
7
HPOUT1L_RM
V_SHORT
0
Removes HPOUT1L short
0 = HPOUT1L short enabled
1 = HPOUT1L short removed
For normal operation, this bit should be set as the final
step of the HPOUT1L Enable sequence.
6
HPOUT1L_OU
TP
0
Enables HPOUT1L output stage
0 = Disabled
1 = Enabled
For normal operation, this bit should be set to 1 after
the DC offset cancellation has been scheduled.
5
HPOUT1L_DL
Y
0
Enables HPOUT1L intermediate stage
0 = Disabled
1 = Enabled
For normal operation, this bit should be set to 1 after
the output signal path has been configured, and before
DC offset cancellation is scheduled. This bit should be
set with at least 20us delay after HPOUT1L_ENA.
3
HPOUT1R_RM
V_SHORT
0
Removes HPOUT1R short
0 = HPOUT1R short enabled
1 = HPOUT1R short removed
For normal operation, this bit should be set as the final
step of the HPOUT1R Enable sequence.
2
HPOUT1R_OU
TP
0
Enables HPOUT1R output stage
0 = Disabled
1 = Enabled
For normal operation, this bit should be set to 1 after
the DC offset cancellation has been scheduled.
1
HPOUT1R_DL
Y
0
Enables HPOUT1R intermediate stage
0 = Disabled
1 = Enabled
For normal operation, this bit should be set to 1 after
the output signal path has been configured, and before
DC offset cancellation is scheduled. This bit should be
set with at least 20us delay after HPOUT1R_ENA.
Register 60h Analogue HP 0
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R98 (62h)
EQ1
0
EQ_ENA
0
EQ Enable
0 = EQ disabled
1 = EQ enabled
Register 62h EQ1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com