PC87591L datasheet(369/437 Pages) NSC

369 / 437 page

Host-Controlled Modules and Host Interface (Continued)

Revision 1.07

369

www.national.com

RTC Control Register C (CRC)

Location: Index 0C16

Type: RO

Reserved. This bit is deﬁned as “Square Wave Enable” by MC146818 and is not supported by the RTC. It is

always read as 0.

Update Ended Interrupt Enable. This interrupt is generated when an update occurs. It is cleared to 0 on RTC

reset (i.e., host domain reset) or when the RTC is disabled.

0: Disabled

1: Enabled

Alarm Interrupt Enable. This interrupt is generated immediately after a time update in which the seconds,

minutes, hours, date and month time equal their respective alarm counterparts. It is cleared to 0 as long as bit

7 of CRD register is 0.

0: Disabled

1: Enabled

Periodic Interrupt Enable. Bits 3-0 of CRA register determine the rate at which this interrupt is generated. It is

cleared to 0 on RTC reset (i.e., host domain reset) or when RTC is disabled.

0: Disabled

1: Enabled

Set Mode. This bit is reset at VPP Power-Up reset only.

0: Timing updates occur normally

1: User copy of time is “frozen”, allowing the time registers to be accessed whether or not an update occurs

Bit

76543210

Name

IRQF

Periodic

Interrupt

Flag

Alarm

Interrupt

Flag

Update

Ended

Interrupt

Flag

Reserved

Reset

00000000

Bit

Description

3-0

Reserved.

Update Ended Interrupt Flag. This RO bit is cleared to 0 on RTC reset (i.e., host domain reset) or when the

RTC is disabled. In addition, this bit is cleared to 0 when this register is read.

0: No update occurred since the last read

1: Time registers update

Alarm Interrupt Flag. This RO bit is cleared to 0 as long as bit 7 of CRD register is 0. In addition, this bit is

cleared to 0 when this register is read.

0: No alarm detected since the last read

1: Alarm condition detected

Periodic Interrupt Flag. This RO bit is cleared to 0 on RTC reset (i.e., host domain reset) or when the RTC is

disabled. In addition, this bit is cleared to 0 when this register is read.

0: No transition occurred on the selected tap since the last read

1: Transition occurred on the selected tap of the divider chain

IRQF (IRQ Flag). This RO bit mirrors the value of the interrupt output signal. When interrupt is active, IRQF is

1. To clear this bit (and deactivate the interrupt), read CRC register; this clears ﬂags UF, AF and PF, which

results in IRQF being cleared, as well.

0: IRQ inactive

1: Logic equation is true: ((UIE and UF) or (AIE and AF) or (PIE and PF))

Bit

Description

PC87591L Datasheet(PDF) 369 Page - National Semiconductor (TI)

PC87591L Datasheet(HTML) 369 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL