PC87591L datasheet(404/437 Pages) NSC

404 / 437 page

7.0 Device Specifications (Continued)

www.national.com

404

Revision 1.07

7.6.14 USART Timing

Figure 162. USART Asynchronous Mode Timing

Symbol

Figure

Description

Reference Conditions

Min

Max

Unit

162

CMOS output rise time.

Note 1

1. Not tested; guaranteed by characterization.

6ns

162

CMOS output fall time.

Note 1

6ns

tCOh2

163

Output hold (synchr. mode)

After RE USCLK

−(2t

CLK

+10 ns)

tCOv2

163

Output valid (synchr. mode)

After RE USCLK

2tCLK

+10 ns

tCOh

162

Output hold (synchr. mode)

After RE USCLK

−20

tIs

162

Input setup time

(asynchr. mode)

Before RE CLK

tIh

162

Input hold time

(asynchr. mode)

After RE CLK

tCLKX

162

USCLK input period (synchr.

mode)

250

tCLKh

162

USCLK input low time.

2tCLK

tCLKl

162

USCLK input high time.

2tCLK

tSIs

163

Input Setup time (synchr.

mode)

Before FE USCLK (in)

in synchronous mode

tCLK +

10 ns

tSIh

163

Input Hold time (synchr.

mode)

After FE USCLK (in)

in synchronous mode

tCLK +

10 ns

tSIs1

164

Input Setup time (synchr.

mode)

Before FE USCLK (out)

in synchronous mode

tSIh1

164

Input Hold time (synchr.

mode)

After FE USCLK (out)

in synchronous mode

CLK

COv

Output Signals:

UTXD

USCLK

Input Signals:

URXD

USCLK (In)

PC87591L Datasheet(PDF) 404 Page - National Semiconductor (TI)

PC87591L Datasheet(HTML) 404 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL