SC16C554 datasheet(9/55 Pages) PHILIPS

9 / 55 page

Philips Semiconductors

SC16C554/554D

Quad UART with 16-byte FIFO and infrared (IrDA) encoder/decoder

Product data

Rev. 05 — 10 May 2004

9 of 55

9397 750 13132

5.2 Pin description

Table 2:

Pin description

Symbol

Type

Description

PLCC68 LQFP64 LQFP80

16/68

16/68 Interface type select (input with internal pull-up). This input

provides the 16 (Intel) or 68 (Motorola) bus interface type select. The

functions of IOR, IOW, INT A-INTD, and CSA-CSD are re-assigned

with the logical state of this pin. When this pin is a logic 1, the 16

mode interface (16C554) is selected. When this pin is a logic 0, the

68 mode interface (68C554) is selected. When this pin is a logic 0,

IOW is re-assigned to R/W, RESET is re-assigned to RESET, IOR is

not used, and INTA-INTD are connected in a wire-OR conﬁguration.

The wire-OR outputs are connected internally to the open drain IRQ

signal output. This pin is not available on 64-pin packages which

operate in the 16 mode only.

Address 0 select bit. Internal registers address selection in 16 and

68 modes.

Address 1 select bit. Internal registers address selection in 16 and

68 modes.

Address 2 select bit. Internal registers address selection in 16 and

68 modes.

A3, A4

20, 50

Address 3-4 select bits. When the 68 mode is selected, these pins

are used to address or select individual UARTs (providing CS is a

logic 0). In the 16 mode, these pins are re-assigned as chip selects,

see CSB and CSC.

CDA, CDB,

CDC, CDD

9, 27,

43, 61

64, 18,

31, 49

19, 42,

59, 2

Carrier Detect (Active-LOW). These inputs are associated with

individual UART channels A through D. A logic 0 on this pin indicates

that a carrier has been detected by the modem for that channel.

Chip Select (Active-LOW). In the 68 mode, this pin functions as a

multiple channel chip enable. In this case, all four UARTs (A-D) are

enabled when the CS pin is a logic 0. An individual UART channel is

selected by the data contents of address bits A3-A4. when the

16 mode is selected (68-pin devices), this pin functions as CSA (see

deﬁnition under CSA, CSB).

CSA, CSB,

CSC, CSD

16, 20,

50, 54

7, 11,

38, 42

28, 33,

68, 73

Chip Select A, B, C, D (Active-LOW). This function is associated

with the 16 mode only, and for individual channels ‘A’ through ‘D’.

When in 16 mode, these pins enable data transfers between the user

CPU and the SC16C554/554D for the channel(s) addressed.

Individual UART sections (A, B, C, D) are addressed by providing a

logic 0 on the respective CSA-CSD pin. When the 68 mode is

selected, the functions of these pins are re-assigned. 68 mode

functions are described under their respective name/pin headings.

CTSA, CTSB,

CTSC, CTSD

11, 25,

45, 59

2, 16,

33, 47

23, 38,

63, 78

Clear to Send (Active-LOW). These inputs are associated with

individual UART channels A through D. A logic 0 on the CTS pin

indicates the modem or data set is ready to accept transmit data from

the SC16C554/554D. Status can be tested by reading MSR[4]. This

pin only affects the transmit or receive operations when Auto CTS

function is enabled via the Enhanced Feature Register EFR[7] for

hardware ﬂow control operation.

SC16C554 Datasheet(PDF) 9 Page - NXP Semiconductors

SC16C554 Datasheet(HTML) 9 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

Datasheet Download

Link URL