Electronic Components Datasheet Search
  English  ▼

X  

MCP19124 Datasheet(PDF) 3 Page - Microchip Technology

Part # MCP19124
Description  Digitally-Enhanced Power Analog Synchronous Low-Side Dual-Loop PWM Controller
PDF  236 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP19124 Datasheet(HTML) 3 Page - Microchip Technology

  MCP19124 Datasheet HTML 1Page - Microchip Technology MCP19124 Datasheet HTML 2Page - Microchip Technology MCP19124 Datasheet HTML 3Page - Microchip Technology MCP19124 Datasheet HTML 4Page - Microchip Technology MCP19124 Datasheet HTML 5Page - Microchip Technology MCP19124 Datasheet HTML 6Page - Microchip Technology MCP19124 Datasheet HTML 7Page - Microchip Technology MCP19124 Datasheet HTML 8Page - Microchip Technology MCP19124 Datasheet HTML 9Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 236 page
background image
 2016 Microchip Technology Inc.
DS20005619A-page 3
MCP19124/5
TABLE 1:
24-PIN QFN (MCP19124) SUMMARY
Basic
Additional
GPA0
1
Y
AN0
IOC
Y
Analog/Digital Debug Output (1)
GPA1
2
Y
AN1
IOC
Y
Sync Signal In/Out (2)
GPA2
3
Y
AN2
T0CKI
IOC
INT
Y
GPA3
4
Y
AN3
IOC
Y
GPA5
7
N
IOC (3)
Y (4)
MCLR
Test Enable Input
GPA6
6
N
IOC
Y
ICSPDAT Dual Capture/Compare Input
GPA7
5
N
SCL
IOC
N
ICSPCLK
GPB0
8
N
SDA
IOC
N
GPB1
24
Y
AN4
IOC
Y
VREF2 (5)
DESATN
9
N
DESAT Negative Input
DESATP 10
N
DESAT Positive Input
ISP
11
N
Y
Current Sense Amplifier Positive
Input
ISN
12
N
Current Sense Amplifier
Negative Input
IP
13
N
Primary Input Current Sense
AGND
14
N
AGND
Small Signal Ground
PGND
15
N
PGND
Large Signal Ground
SDRV
16
N
Secondary LS Gate Drive Output
PDRV
17
N
Primary LS Gate Drive Output
VDR
18
N
VDR
Gate Drive Supply Voltage
VDD
19
N
VDD
VDD Output
VIN
20
N
VIN
Input Supply Voltage
VS
21
N
Output Voltage Sense
VCOMP
22
N
EA2 Voltage Error Amplifier Output
ICOMP
23
N
EA1 Current Error Amplifier Output
EXP
25
N
Exposed Thermal Pad
Note 1: The Analog/Digital Debug Output is selected through the control of the ABECON register.
2: Selected when functioning as master or slave by proper configuration of the MSC<1:0> bits in the
MODECON register.
3: The IOC is disabled when MCLR is enabled.
4: Weak pull-up always enabled when MCLR is enabled, otherwise the pull-up is under user control.
5: VREF2 output selected when configured as master by proper configuration of the MSC<1:0> bits in the
MODECON register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com