Electronic Components Datasheet Search
  English  ▼

X  

DDP3310B Datasheet(PDF) 31 Page - Micronas

Part # DDP3310B
Description  Display and Deflection Processor
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICRONAS [Micronas]
Direct Link  http://www.micronas.com
Logo MICRONAS - Micronas

DDP3310B Datasheet(HTML) 31 Page - Micronas

Back Button DDP3310B Datasheet HTML 27Page - Micronas DDP3310B Datasheet HTML 28Page - Micronas DDP3310B Datasheet HTML 29Page - Micronas DDP3310B Datasheet HTML 30Page - Micronas DDP3310B Datasheet HTML 31Page - Micronas DDP3310B Datasheet HTML 32Page - Micronas DDP3310B Datasheet HTML 33Page - Micronas DDP3310B Datasheet HTML 34Page - Micronas DDP3310B Datasheet HTML 35Page - Micronas Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 60 page
background image
ADVANCE INFORMATION
DDP 3310B
Micronas
31
HORIZONTAL DEFLECTION
h’1D1
16-r/w
bit [5:0]
20..35
horizontal drive pulse duration (High time)
30
HDRV
h’140
16-r/w
horizontal deflection control register
bit [0]
0
reserved, set to 0
bit [1]
0/1
enable/disable vertical protection
bit [2]
0/1
enable/disable H-safety protection
bit [3]
0/1
disable/enable drive high during flyback
bit [4]
1
start ramp up/down
bit [7:5]
0..7
horizontal frequency
H-Freq.
pixels per line @LLC
in kHz
27 MHz
32 MHz
000
31.25
864
1024
001
35.1
768
912
010
31.46
858
1024
100
33.8
800
944
101
37.5
720
852
110
37.9
712
844
0
0
0
0
0
0
HCTRL
VPROT_DIS
HPROT_DIS
EFLB
RAMP_EN
HFREQ
h’141
16-r/w
adjustable delay of PLL2, clamping, and blanking (relative to
incoming hsync) adjust clamping pulse for analog RGB input
bit [15:1]
Range
±600, 1 step = 1 pixel clock
5POFS2
h’144
16-r/w
adjustable delay of flyback, H/VSYNC and analog RGB (rela-
tive to PLL2) adjust horizontal drive or H/VSYNC
bit [15:1]
Range
±600, 1 step = 1 pixel clock
0POFS3
h’145
h’142
16-r/w
PLL2/3 filter coefficients
bit [14:6]
0...511
proportional coefficient PLL3, c*2^
−9
bit [14:6]
0...511
proportional coefficient PLL2, c*2^
−9
102
184
PKP3
PKP2
h’14A
16-r/w
bit[15:6]
−512...511 vertical angle
0
ANGLE
h’14B
16-r/w
bit[15:6]
−512...511 vertical bow
0
BOW
VERTICAL MODES
h’1E2
16-r/w
bit [0]
0/1
VSYNC synchronized/ free running
0
VS_MODE
h’1E3
16-r/w
raster mode
bit [1:0]
0
same input and output raster
1
field 2 is delayed (only A raster is written)
2
field 1 is delayed (only B raster is written)
3
not used
0R_MODE
h’1E8
16-r/w
bit [0]
0/1
automatic lines-per-field adaption (constant
raster amplitude) off/on
0VA_MODE
Table 3–3: Control Registers of the XDFP, continued
XDFP Control and Status Registers
Subaddr.
Mode
Function
Default
Name



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com