Electronic Components Datasheet Search
  English  ▼

X  

DDP3310B Datasheet(PDF) 30 Page - Micronas

Part # DDP3310B
Description  Display and Deflection Processor
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICRONAS [Micronas]
Direct Link  http://www.micronas.com
Logo MICRONAS - Micronas

DDP3310B Datasheet(HTML) 30 Page - Micronas

Back Button DDP3310B Datasheet HTML 26Page - Micronas DDP3310B Datasheet HTML 27Page - Micronas DDP3310B Datasheet HTML 28Page - Micronas DDP3310B Datasheet HTML 29Page - Micronas DDP3310B Datasheet HTML 30Page - Micronas DDP3310B Datasheet HTML 31Page - Micronas DDP3310B Datasheet HTML 32Page - Micronas DDP3310B Datasheet HTML 33Page - Micronas DDP3310B Datasheet HTML 34Page - Micronas Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 60 page
background image
DDP 3310B
ADVANCE INFORMATION
30
Micronas
DISPLAY FREQUENCY DOUBLING
h’176
16-r/w
display frequency doubling control word
bit[1:0]
display raster mode (A’ = field A in raster B)
0 = A A‘ B‘ B
1 = A A B B
2 = A A B‘ B‘
3=not used
bit[3:2]
minimum field length filter
0 = off
1 = 2 fields
2 = 3 fields
3 = 4 fields
bit[5:4]
input sync doubling switch
0 = leave H and V sync unchanged
1 = double VSYNC and leave HSYNC unchanged
2 = double HSYNC and leave VSYNC unchanged
3 = double H and V sync
bit[6]
clock switch
0 = Clock from LLC2 pin divided by 2
1 = Clock from LLC1 pin
bit[7]
test bit, set to 0
bit[8]
0
automatic VS/VS2 polarity detection
1
Low-active VS/VS2 input
bit[9]
0 / 1
High/Low-active HS input
bit[10]
0 / 1
VS / VS2 Pin is source of VSYNC
bit[11]
0 / 1
dis-/enable still picture (only available if
display frequency doubling is enabled)
bit[12]
0 / 1
High / Low-active FIFO controll signals
0
0
0
0
0
0
0
0
0
0
DFDCTRL
DFDMODE
DFDFILT
DFDSW
DFDCLK
VSYPOL
HSYPOL
VSYSRC
STILL
FIFOPOL
TIMING
h’1A4
16-r/w
vertical blanking start
bit [8:0]
0..511
first line of vertical blanking (+ 128 offset)
182
VBST
h’1A0
16-r/w
vertical blanking stop
bit [8:0]
0..511
last line of vertical blanking
22
VBSO
h’1D3
16-r/w
bit[10:0]
0..1295
horizontal blanking start
(see Table 2–5 for max. pixels per line)
253
HBST
h’1D4
16-r/w
bit[10:0]
0..1295
horizontal blanking stop
(see Table 2–5 for max. pixels per line)
331
HBSO
h’1D2
16-r/w
bit[10:0]
0..1295
Start at active video relative to pixel
counter.
(see Table 2–5 for max. pixels per line)
330
NEWLIN
h’18b
16-r/w
bit [8:0]
0...511
start point of active video relative to incom-
ing HS signal in steps of 2 LLC2 clocks; can
be used e.g. for panning
0SFIF
Table 3–3: Control Registers of the XDFP, continued
XDFP Control and Status Registers
Subaddr.
Mode
Function
Default
Name



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com