HMC7044 datasheet(6/72 Pages) AD

6 / 72 page

HMC7044

Data Sheet

Rev. B | Page 6 of 72

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

PLL1 BEHAVIOR ON REFERENCE

FAILURE1

LOS Assertion Delay7

2 + tDGPO

3 + tDGPO

tLCM

From missing signal edge to alarm on GPO

Erroneously Active ICP1 Time on

Reference Failure8

Temporary Frequency Glitch Due

to Reference Failure

0.03

ppm

ICP1 = 1 mA, C12 = 4.6 nF, Crystek CVPD-952

VCXO

Integrated Frequency Error Due to

Reference Failure

0.016

ppm

ICP1 = 1 mA, C13 = 1 μF, Crystek CVPD-952 VCXO

Signal Valid Time to Clear LOS9

tLOSVAL

PLL1 VTUNE LEAKAGE SOURCES

Charge Pump Tristate Leakage

Current

0.2

Board Level XTAL Tune Input Port

0.5

Crystek CVPD-952 VCXO

Board Level Loop Filter

Components

C12 = 4.6 nF, C13 = 1 μF, R9 = 11 kΩ, C15 =

unpopulated

HOLDOVER CHARACTERISTICS

VTUNE Drift Over 1 sec in Tristate

Mode

C12 = 4.6 nF, C13 = 1 μF, R9 = 11 kΩ,

CVPD-950 VCXO

Holdover

Analog-to-Digital Converter

(ADC)/Digital-to-Analog

Converter (DAC) Resolution

7-bit, monotonic, no missing code

ADC/DAC Code 0 Voltage

0.28

ADC/DAC Code 127 Voltage

2.71

DAC Temperature Stability

0.07

mV/°C

At maximum code

ADC/DAC Integral Nonlinearity

(INL)

−0.11

LSBs

Worst case across codes

Holdoff Timer Period1, 10

226

tLCM

HOLDOVER EXIT—INITIAL PHASE

OFFSETS1

Exit Criteria = Wait for Low Phase

Error

The phase offset to make up after a transition

from holdover to acquisition when using this

feature

Exit Action = None

±4

Exit Criteria = Any11

Exit Action = Reset Dividers

tVCXO

Assumes N2 > 3 and dividers are reset upon

exit; note that VCXO lags at start; value applies

as the starting phase error if DAC assisted

release is used

Exit Action = None

±N1

tVCXO

Dividers are not reset upon exit

HOLDOVER EXIT CHARACTERISTICS1, 12

DAC Assisted Release Period per

Step (tDACASSIST)

1/2

1/16

tLKD

Based on lock detect timer setpoint

DAC Assisted Release Time

tDACASSIST

Time from decision to leave holdover until in

fully natural acquisition; assumes no

interruption by LOS or user

Delay of Exit Criteria13 = Wait for

Low Phase Error14

N1/fERR_VCXO

sec

HMC7044 Datasheet(PDF) 6 Page - Analog Devices

HMC7044 Datasheet(HTML) 6 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

Datasheet Download

Link URL