Electronic Components Datasheet Search
  English  ▼

X  

AL300 Datasheet(PDF) 41 Page - List of Unclassifed Manufacturers

Part # AL300
Description  LCD Monitor Controller
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

AL300 Datasheet(HTML) 41 Page - List of Unclassifed Manufacturers

Back Button AL300 Datasheet HTML 37Page - List of Unclassifed Manufacturers AL300 Datasheet HTML 38Page - List of Unclassifed Manufacturers AL300 Datasheet HTML 39Page - List of Unclassifed Manufacturers AL300 Datasheet HTML 40Page - List of Unclassifed Manufacturers AL300 Datasheet HTML 41Page - List of Unclassifed Manufacturers AL300 Datasheet HTML 42Page - List of Unclassifed Manufacturers AL300 Datasheet HTML 43Page - List of Unclassifed Manufacturers AL300 Datasheet HTML 44Page - List of Unclassifed Manufacturers AL300 Datasheet HTML 45Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 64 page
background image
AL300
November 28, 2001
41
1: enable Input Divider 2. Output clock frequency is divided by 2 when
the Input Divider is turned on.
PllDivH (10:8)
<2:0>
Bits 8~10 of the PLL divider
The value of PLLDIV is determined by subtracting from the actual target divider by 2 when internal
PLL is used. For example, if the desired divider value is 840, then the value set to the related
registers should be 838 = 346h. Therefore, PllDivH[2:0] should be set to 3h (“011”) and
PllDivL[7:0] should be set to 46h (“01000110”).
However, when an external genlock PLL such as ICS9173 is used, programming registers 10h and
11h is still needed. In such applications, the PLLDIV should be the actual target divider instead of
being subtracted by 2 as in the above case.
Please review the AL300Programming algorithm for more details.
12h:
PLL Reference Divider Low (R/W) [PLLREFDIV]
PllRefDivL
<7:0> Bits <7:0> of display PLL reference input divider number (Unit: 1 pixel)
13h:
PLL Reference Divider High (R/W) [PLLREFDIV]
PllRefDivH
<2:0> Bits <10:8> of display PLL reference input divider number
Registers 14h~17h are used to define the independent horizontal and vertical scaling ratio.
14h:
Horizontal Zoom Ratio Low (R/W) [HRATIO]
HRatioL
<7:0> Bits <7:0> of horizontal scale ratio
Value valid only when register 03h<5> = 0.
15h:
Horizontal Zoom Ratio High (R/W) [HRATIO]
HRatioH
<2:0> Bits <10:8> of horizontal scale ratio
Value valid only when register 03h<5> = 0.
Horizontal Zoom Ratio = (HDST x 256) / HSRC
HSRC = Horizontal source capture size (register 22h)
HDST = Horizontal destination active width (registers 33h and 34h)
16h:
Vertical Zoom Ratio Low (R/W) [VRATIO]
VRatioL
<7:0> Bits <7:0> of vertical scale ratio
Value valid only when register 03h<5> = 0.
17h:
Vertical Zoom Ratio High (R/W) [VRATIO]
VRatioH
<6:0> Bits <14:8> of vertical scale ratio
Value valid only when register 03h<5> = 0.
Vertical Zoom Ratio = (VDST x 4096) / VSRC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com