| Electronic Components Datasheet Search |
|
IRCC Datasheet(PDF) 24 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
IRCC Datasheet(HTML) 24 Page - SMSC Corporation |
|
24 / 79 page ![]() 24 REGISTERS The IrCC is partially enabled through binary controls found in two 8-byte register banks. The banks, the ACE550 UART Controls and the SCE Controls, are selected with the nACE and nSCE register-bank selector inputs found in the Interface Description. If nACE is zero, the three least significant bits of the Host Address Bus decode the 16550A UART control registers. If nSCE is zero, the SCE control bank is addressed. All of the IrCC registers are 8 bits wide. ACE UART CONTROLS The table below (Table 12) lists the ACE UART Control Registers (see the ACE UART section). Table 12 - 16550A UART Addressing DLAB A2 A1 A0 DIRECTION REGISTER NAME 0 0 0 0 Read Receive Buffer 0 0 0 0 Write Transmit Buffer 0 0 0 1 Read/Write Interrupt Enable X 0 1 0 Read Interrupt Identification X 0 1 0 Write FIFO Control X 0 1 1 Read/Write Line Control X 1 0 0 Read/Write Modem Control X 1 0 1 Read/Write Line Status X 1 1 0 Read/Write Modem Status X 1 1 1 Read/Write Scratchpad 1 0 0 0 Read/Write Divisor (LSB) 1 0 0 1 Read/Write Divisor (MSB) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |