Electronic Components Datasheet Search
  English  ▼

X  

IRCC Datasheet(PDF) 69 Page - SMSC Corporation

Part # IRCC
Description  INFRARED COMMUNICATIONS CONTROLLER
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

IRCC Datasheet(HTML) 69 Page - SMSC Corporation

Back Button IRCC Datasheet HTML 65Page - SMSC Corporation IRCC Datasheet HTML 66Page - SMSC Corporation IRCC Datasheet HTML 67Page - SMSC Corporation IRCC Datasheet HTML 68Page - SMSC Corporation IRCC Datasheet HTML 69Page - SMSC Corporation IRCC Datasheet HTML 70Page - SMSC Corporation IRCC Datasheet HTML 71Page - SMSC Corporation IRCC Datasheet HTML 72Page - SMSC Corporation IRCC Datasheet HTML 73Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 79 page
background image
69
Burst Mode Transmit
Uses FIFO Threshold for Triggered Transmit.
The IrDA 4PPM transmit encoder can deplete
the SCE FIFO faster than an ISA Host can fill it.
The FIFO Threshold can be used to allow the
DMA controller to load enough data into the
FIFO
before
transmission
begins
to
accommodate system latencies for subsequent
DMA transfer cycles.
The FIFO Threshold is
otherwise not used for DMA transfers.
DRQ Control
In DMA Burst Mode, DRQ remains active until
the entire DMA data block has been transferred,
as indicated by DMA Terminal Count (TC). The
internal FIFO Full signal can temporarily
deactivate DRQ if the DMA block has not been
completely transferred but there is no room left in
the FIFO for more data. As soon as the FIFO
Full becomes inactive, DRQ is reasserted. The
internal
Refresh
Interval
signal
can
also
temporarily deactivate DRQ (see the 32 I/Ox
Clock DMA Refresh Counter).
Example: Transmit a 256-Byte IrDA Message
1.
Setup and enable the DMA controller for the
256-byte message.
2.
Set
the
appropriate
FIFO
Threshold,
typically this number can be high, e.g. 127,
and set the SCE Modes bits in Register
Block Zero, Address 6 to enable the
transmitter.
3.
The DMA controller proceeds to load the
FIFO
until
TxServReq
activates
the
transmitter. DMA transfer cycles continue
until TC.
DRQ is only de-asserted when
FIFO Full or Refresh Interval are active
(Figure 39).
DMA Enable
DRQ
I/Ox
nDACK
Refresh Interval
32 clocks
max.
350ns
min.
Disable 32-Clk
Countdown & Reset
32-Clk Counter
Enable 32-Clk
Countdown
DMA Burst
FIGURE 38 - 32 I/OX CLOCK DMA REFRESH COUNT TIMING



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com