Electronic Components Datasheet Search
  English  ▼

X  

IRCC Datasheet(PDF) 30 Page - SMSC Corporation

Part # IRCC
Description  INFRARED COMMUNICATIONS CONTROLLER
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

IRCC Datasheet(HTML) 30 Page - SMSC Corporation

Back Button IRCC Datasheet HTML 26Page - SMSC Corporation IRCC Datasheet HTML 27Page - SMSC Corporation IRCC Datasheet HTML 28Page - SMSC Corporation IRCC Datasheet HTML 29Page - SMSC Corporation IRCC Datasheet HTML 30Page - SMSC Corporation IRCC Datasheet HTML 31Page - SMSC Corporation IRCC Datasheet HTML 32Page - SMSC Corporation IRCC Datasheet HTML 33Page - SMSC Corporation IRCC Datasheet HTML 34Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 79 page
background image
30
Table 16 - SCE Modes
D7
D6
MODE DESCRIPTION
0
0
Receive/Transmit Disabled (default)
0
1
Transmit Mode
1
0
Receive Mode
1
1
Undefined
Transmit Mode
Transmit mode enables the SCE IrDA FIR and
Consumer IR transmitters whenever TC goes
active, or the FIFO THRESHOLD has been
exceeded.
In Transmit mode, the SCE FIFO
input is connected to the Host System Data Bus
and the FIFO output is connected to the SCE
transmitter input.
Transmit mode is strictly
software controlled when the IrDA FIR encoders
are active. The Consumer IR encoder will reset
Transmit mode in hardware following the rising
edge of nActive Frame following a FIFO
underrun.
Receive Mode
Receive mode enables the SCE IrDA FIR and
Consumer IR receivers. In Receive mode, the
SCE FIFO output
is connected to the Host
System Data Bus, the FIFO input is connected to
the SCE receiver output.
Receive mode is
strictly software controlled when the IrDA FIR
encoders are active. The Consumer IR encoder
will reset Receive mode in hardware following the
rising edge of nActive Frame following a FIFO
underrun or TC.
SIP Enable, bit 5
If the SIP Enable is one, an SIR Interaction Pulse
occurs every 500ms if an IrDA FIR mode has
been selected and the transmitter or receiver is
not otherwise engaged.
Brick Wall, bit 4
When the Brick Wall bit is active the IrCC sends
back-to-back IrDA FIR frames separated by the
number of additional flags specified in the brick
wall count register. NOTE: BOF counts do not
apply during brick walled messages. The Data
Size register can also be used when the Brick
Wall bit is active to send back-to-back IrDA FIR
frames when the DMA data block is larger than
the IrDA message length. In this case, if the
maximum number of data bytes according to the
data size register have been transferred and the
DMA terminal count or the FIFO Empty flags
have not been activated the next message is
brick walled to the previous message (Table 17).
The Brick Wall bit is software controlled only.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com