 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
DM505 Datasheet(PDF) 154 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DM505 Datasheet(HTML) 154 Page - Texas Instruments |
|
|
154 / 290 page  154 DM505 SPRS976D – NOVEMBER 2016 – REVISED JULY 2017 www.ti.com Submit Documentation Feedback Specifications Copyright © 2016–2017, Texas Instruments Incorporated 5.9.6.12 McASP The multichannel audio serial port (McASP) functions as a general-purpose audio serial port optimized for the needs of multichannel audio applications. The McASP is useful for time-division multiplexed (TDM) stream, Inter-Integrated Sound (I2S) protocols, and inter-component digital audio interface transmission (DIT). NOTE For more information, see the Serial Communication Interface section of the Device TRM. Table 5-52, Table 5-53, Table 5-54 and Figure 5-43 present Timing Requirements for McASP1 to McASP3. Table 5-52. Timing Requirements for McASP1 (1) NO. PARAMETER DESCRIPTION MODE MIN MAX UNIT 1 tc(AHCLKX) Cycle time, AHCLKX 20 ns 2 tw(AHCLKX) Pulse duration, AHCLKX high or low 0.35P (2) ns 3 tc(ACLKRX) Cycle time, ACLKR/X Any Other Conditions 20 ns ACLKX/AFSX (In Sync Mode), ACLKR/AFSR (In Async Mode), and AXR are all inputs 15.258 ns 4 tw(ACLKRX) Pulse duration, ACLKR/X high or low Any Other Conditions 0.5R - 3 (3) ns ACLKX/AFSX (In Sync Mode), ACLKR/AFSR (In Async Mode), and AXR are all inputs 0.38R (3) ns 5 tsu(AFSRX-ACLK) Setup time, AFSR/X input valid before ACLKR/X ACLKR/X int 18.5 ns ACLKR/X ext in ACLKR/X ext out 3 ns 6 th(ACLK-AFSRX) Hold time, AFSR/X input valid after ACLKR/X ACLKR/X int 0.5 ns ACLKR/X ext in ACLKR/X ext out 0.4 ns 7 tsu(AXR-ACLK) Setup time, AXR input valid before ACLKR/X ACLKR/X int 18.5 ns ACLKR/X ext in ACLKR/X ext out 3 ns 8 th(ACLK-AXR) Hold time, AXR input valid after ACLKR/X ACLKR/X int 0.5 ns ACLKR/X ext in ACLKR/X ext out 0.4 ns (1) ACLKR internal: ACLKRCTL.CLKRM=1, PDIR.ACLKR = 1 ACLKR external input: ACLKRCTL.CLKRM=0, PDIR.ACLKR=0 ACLKR external output: ACLKRCTL.CLKRM=0, PDIR.ACLKR=1 ACLKX internal: ACLKXCTL.CLKXM=1, PDIR.ACLKX = 1 ACLKX external input: ACLKXCTL.CLKXM=0, PDIR.ACLKX=0 ACLKX external output: ACLKXCTL.CLKXM=0, PDIR.ACLKX=1 (2) P = AHCLKX period in ns. (3) R = ACLKR/X period in ns. Table 5-53. Timing Requirements for McASP2 (1) NO. PARAMETER DESCRIPTION MODE MIN MAX UNIT 1 tc(AHCLKX) Cycle time, AHCLKX 20 ns 2 tw(AHCLKX) Pulse duration, AHCLKX high or low 0.35P (2) ns |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
