ADT7312 datasheet(14/25 Pages) AD

14 / 25 page

Data Sheet

ADT7312

| Page 13 of 24

REGISTERS

The ADT7312 contains eight registers.

•

Status register

•

Configuration register

•

Temperature value register

•

ID register

•

Four temperature setpoint registers

The status register, the temperature value register, and the ID

Table 7. ADT7312 Registers

Address

Power-On Default

0x00

Status

0x80

0x01

Configuration

0x00

0x02

Temperature value

0x0000

0x03

0xC3

0x04

TCRIT setpoint

0x4980 (147°C)

0x05

THYST setpoint

0x05 (5°C)

0x06

THIGH setpoint

0x2000 (64°C)

0x07

TLOW setpoint

0x0500 (10°C)

STATUS REGISTER

The 8-bit, read-only status register (Register Address 0x00)

reflects the status of the overtemperature and undertemperature

interrupts that can activate the CT and INT pins. This register

also reflects the status of a temperature conversion operation.

The interrupt flags in the status register (Bits[6:4]) are reset by

a read of the register or when the temperature value returns

within the temperature limits (including hysteresis). The RDY

bit (Bit 7) is reset to 1 after a read of the temperature value

the RDY bit is reset after a write to the operation mode bits of

the configuration register (Register Address 0x01, Bits[6:5]).

Table 8. Status Register (Register Address 0x00)

Bits

Default Value

Type

Name

Description

RDY

This bit is set to 0 when the temperature conversion result is written to the

temperature value register. This bit is reset to 1 when the temperature value register

is read. In one-shot and 1 SPS modes, this bit is reset after a write to the operation

mode bits of the configuration register (Register Address 0x01, Bits[6:5]).

TCRIT

This bit is set to 1 when the temperature exceeds the TCRIT temperature limit. This bit

is cleared to 0 when the status register is read or when the measured temperature

falls below the limit (TCRIT − THYST) set in the TCRIT setpoint and THYST setpoint registers.

THIGH

This bit is set to 1 when the temperature exceeds the THIGH temperature limit. This bit

is cleared to 0 when the status register is read or when the measured temperature

falls below the limit (THIGH − THYST) set in the THIGH setpoint and THYST setpoint registers.

TLOW

This bit is set to 1 when the temperature goes below the TLOW temperature limit. This

bit is cleared to 0 when the status register is read or when the measured temperature

rises above the limit (TLOW + THYST) set in the TLOW setpoint and THYST registers.

[3:0]

0000

Unused

Reads back 0000.

Rev. A

ADT7312 Datasheet(PDF) 14 Page - Analog Devices

ADT7312 Datasheet(HTML) 14 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25

Datasheet Download

Link URL