Electronic Components Datasheet Search
  English  ▼

X  

Si3050 Datasheet(PDF) 64 Page - Silicon Laboratories

Part # Si3050
Description  PROGRAMMABLE VOICE DAA SOLUTIONS
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SILABS [Silicon Laboratories]
Direct Link  http://www.silabs.com
Logo SILABS - Silicon Laboratories

Si3050 Datasheet(HTML) 64 Page - Silicon Laboratories

Back Button Si3050 Datasheet HTML 60Page - Silicon Laboratories Si3050 Datasheet HTML 61Page - Silicon Laboratories Si3050 Datasheet HTML 62Page - Silicon Laboratories Si3050 Datasheet HTML 63Page - Silicon Laboratories Si3050 Datasheet HTML 64Page - Silicon Laboratories Si3050 Datasheet HTML 65Page - Silicon Laboratories Si3050 Datasheet HTML 66Page - Silicon Laboratories Si3050 Datasheet HTML 67Page - Silicon Laboratories Si3050 Datasheet HTML 68Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 128 page
background image
Si3050 + Si3011/18/19
64
Rev. 1.5
Reset settings = 0000_0011
Register 2. Control 2
Bit
D7D6D5
D4
D3
D2
D1D0
Name
INTE
INTP
WDTEN
RDI
HBE
RXE
Type
R/W
R/W
R/W
R/W
R/W
R/W
Bit
Name
Function
7INTE
Interrupt Pin Enable.
0=The AOUT/INT pin functions as an analog output for call progress monitoring purposes.
1=The AOUT/INT pin functions as a hardware interrupt pin.
6INTP
Interrupt Polarity Select.
0=The AOUT/INT pin, when used in hardware interrupt mode, is active low.
1=The AOUT/INT pin, when used in hardware interrupt mode, is active high.
5
Reserved Read returns zero.
4WDTEN
Watchdog Timer Enable.
0 = Watchdog timer disabled.
1 = Watchdog timer enabled. When set, this bit can be cleared only by a hardware reset. The
watchdog timer monitors register access. If no register access occurs within a 4 s window, the
DAA is put into an on-hook state. A read or write of a DAA register restarts the watchdog timer
counter. If the watchdog timer times out, the OH bit is cleared, placing the DAA into an
on-hook state. Setting the OH bit places the DAA back into an off-hook state.
3
Reserved Read returns zero.
2RDI
Ring Detect Interrupt Mode.
This bit operates in conjunction with the RDTM and RDTI bits. This bit selects whether one or
two interrupts are generated for every ring burst.
0 = An interrupt is generated at the beginning of every ring burst.
1 = An interrupt is generated at the beginning and end of every ring burst. The interrupt at the
beginning of the ring burst must be serviced (by writing 0 to the RDTI bit) before the end of the
ring burst in order for both interrupts to occur.
1HBE
Hybrid Enable.
0 = Disconnects hybrid in transmit path.
1 = Connects hybrid in transmit path.
0RXE
Receive Enable.
0 = Receive path disabled.
1 = Enables receive path.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com