Electronic Components Datasheet Search
  English  ▼

X  

CS5530A Datasheet(PDF) 250 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # CS5530A
Description  Geode CS5530A I/O Companion Multi-Function South Bridge
PDF  259 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

CS5530A Datasheet(HTML) 250 Page - National Semiconductor (TI)

Back Button CS5530A Datasheet HTML 246Page - National Semiconductor (TI) CS5530A Datasheet HTML 247Page - National Semiconductor (TI) CS5530A Datasheet HTML 248Page - National Semiconductor (TI) CS5530A Datasheet HTML 249Page - National Semiconductor (TI) CS5530A Datasheet HTML 250Page - National Semiconductor (TI) CS5530A Datasheet HTML 251Page - National Semiconductor (TI) CS5530A Datasheet HTML 252Page - National Semiconductor (TI) CS5530A Datasheet HTML 253Page - National Semiconductor (TI) CS5530A Datasheet HTML 254Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 250 / 259 page
background image
www.national.com
250
Revision 1.1
Electrical Specifications (Continued)
Table 5-16. Display Miscellaneous Characteristics
Symbol
Parameter
Min
Typ
Max
Units
Comments
White Level Relative to Black
16.74
17.62
18.50
mA
IAVDD
AVDD Supply Current
60
mA
(Static)
Table 5-17. CRT, TFT/TV and MPEG Display Timing
Symbol
Parameter
Min
Typ
Max
Units
Comments
(Note 1)
Setup/Hold Time
tDisplaySetup
Display Setup to Rising PCLK:
VSYNC, HSYNC, ENA_DISP,
FP_VSYNC, FP_HSYNC, PIXEL[23:0]
2.2
ns
See Figure 5-1 on
page 243.
tDisplayHold
Display Hold from Rising PCLK:
VSYNC, HSYNC, ENA_DISP,
FP_VSYNC, FP_HSYNC, PIXEL[23:0]
1.0
ns
tVID_VALSetup
VID_VAL Setup to Rising VID_CLK
3.0
ns
See Figure 5-1 on
page 243.
tVID_VALHold
VID_VALHoldfromRising VID_CLK
0.8
ns
tVID_DATASetup
VID_DATA Setup to Rising VID_CLK
3.0
ns
See Figure 5-1 on
page 243, Note 2
tVID_DATAHold
VID_DATA Hold from Rising VID_CLK
0.8
ns
Clock Specification
tVID_CLKMin
VID_CLK Minimum Clock Period
7.4
ns
Delay Time
FPOUTMinDelay,
FPOUTMaxDelay
TFT/TV Output Delays from FP_CLK:
FP_DATA[17:0], FP_HSYNC_OUT,
FP_VSYNC_OUT,
FP_DISP_ENA_OUT, FP_ENA_VDD,
FP_ENA_BKL, FP_CLK_EVEN
0.5
4.5
ns
Note 3
VID_RDYMinDelayE,
VID_RDYMaxDelayE
VID_RDY Delay from Falling VID_CLK
(early mode)
3.0
10.5
ns
Note 4
VID_RDYMinDelayN,
VID_RDYMaxDelayN
VID_RDY delay from rising VID_CLK
(normal mode)
3.0
9.5
ns
1.
All tests, unless otherwise specified, are at VDD = 3.14V to 3.46V, TC = 0°C to 85°C, and CL =50 pF.
2.
Also applies to PIXEL[23:16] when in 16-bit video mode.
3.
All flat panel applications use the falling edge of FP_CLK to latch their data.
4.
The mode for VID_RDY (early or normal) is set with bit 25 of the Video Configuration Register (F4BAR+Memory Offset
00h[25]).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com