| Electronic Components Datasheet Search |
|
LTC2662 Datasheet(PDF) 12 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
LTC2662 Datasheet(HTML) 12 Page - Analog Devices |
|
12 / 28 page ![]() LTC2662 12 Rev 0 For more information www.analog.com VCC (Pin 13): Analog Supply Voltage. 2.85V ≤ VCC ≤ 5.5V. Bypass to GND with a 1µF capacitor. V– (Pins 15, 26): Negative Supply Voltage. –15.75V ≤ V– ≤ GND. Bypass to GND with a 1µF capacitor unless V– is connected to GND. OUT0 to OUT4 (Pins 24, 23, 20, 19, 16): DAC Analog Current Outputs. Each current output pin has a dedicated analog supply pin VDD0 to VDD4. The operational voltage level range at these pins is V– ≤ VOUTX ≤ VDDX. VDD0 to VDD4 (Pins 25, 22, 21, 18, 17): Output Supply Voltages. 2.85V ≤ VDD0-4 ≤ V+. These five positive sup- ply inputs provide independent supplies for each of the five DAC current output pins OUT0 to OUT4 respectively. Bypass each supply input to GND separately with a 1µF capacitor. V+ (Pin 27): Positive Supply Voltage. 2.85V ≤ V+ ≤ V– + 33V. V+ must always be greater than or equal to the largest of the five DAC positive supply voltages VDD0-4 and VCC. The supply voltage difference (V+ – V–) can- not exceed 33V maximum. Bypass to GND with a 1µF capacitor. PIN FUNCTIONS MUX (Pin 28): Analog Multiplexer Output. Pin voltages and currents can be monitored by measuring the volt- age at the MUX pin. When the mux is disabled, this pin becomes high impedance. The available mux selections are given in Table 4. IOVCC (Pin 29): Digital Input/Output Supply Voltage. 1.71V ≤ IOVCC ≤ VCC + 0.3V. Bypass to GND with a 0.1µF capacitor. FAULT (Pin 30): Active-Low Fault Detection Pin. This open-drain N-channel output pulls low when any valid fault condition is detected. This pin is released on the next CS/LD rising edge. A pull-up resistor is required. CLR (Pin 31): Active-Low Asynchronous Clear Input. A logic low at this level-triggered input clears the part to the default reset code and output range which is zero-scale and high impedance (Hi-Z) outputs. The control registers are cleared to zero. Logic levels are determined by IOVCC. EXPOSED PAD (Pin 33): Ground. Solder this pad directly to the analog ground plane. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |