Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ES8288 Datasheet(PDF) 15 Page - Suzhou Everest Semiconductor Co. Ltd.

Part # ES8288
Description  Low Power Stereo Audio ADC
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EVEREST [Suzhou Everest Semiconductor Co. Ltd.]
Direct Link  http://www.everest-semi.com/en_index.html
Logo EVEREST - Suzhou Everest Semiconductor Co. Ltd.

ES8288 Datasheet(HTML) 15 Page - Suzhou Everest Semiconductor Co. Ltd.

Back Button ES8288 Datasheet HTML 11Page - Suzhou Everest Semiconductor Co. Ltd. ES8288 Datasheet HTML 12Page - Suzhou Everest Semiconductor Co. Ltd. ES8288 Datasheet HTML 13Page - Suzhou Everest Semiconductor Co. Ltd. ES8288 Datasheet HTML 14Page - Suzhou Everest Semiconductor Co. Ltd. ES8288 Datasheet HTML 15Page - Suzhou Everest Semiconductor Co. Ltd. ES8288 Datasheet HTML 16Page - Suzhou Everest Semiconductor Co. Ltd. ES8288 Datasheet HTML 17Page - Suzhou Everest Semiconductor Co. Ltd. ES8288 Datasheet HTML 18Page - Suzhou Everest Semiconductor Co. Ltd. ES8288 Datasheet HTML 19Page - Suzhou Everest Semiconductor Co. Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 25 page
background image
Everest Semiconductor
ES8288
Revision 6.0
November 2016
15
ADCFsMode
5
0 – single speed mode (default)
1 – double speed mode
ADCFsRatio
4:0
Master mode ADC MCLK to sampling frequency ratio
00000 – 128
00001 – 192
00010 – 256
00011 – 384
00100 – 512
00101 – 576
00110 – 768 (default)
00111 – 1024
01000 – 1152
01001 – 1408
01010 – 1536
01011 – 2112
01100 – 2304
10000 – 125
10001 – 136
10010 – 250
10011 – 272
10100 – 375
10101 – 500
10110 – 544
10111 – 750
11000 – 1000
11001 – 1088
11010 – 1496
11011 – 1500
Other – reserved
6.2.6
Register 14 – ADC Control 6, Default 0011 0000
Bit Name
Bit
Description
ADC_invL
7
0 – normal (default)
1 – left channel polarity inverted
ADC_invR
6
0 – normal (default)
1 – right channel polarity inverted
ADC_HPF_L
5
0 – disable ADC left channel high pass filter
1 – enable ADC left channel high pass filter (default)
ADC_HPF_R
4
0 – disable ADC right channel high pass filter
1 – enable ADC right channel high pass filter (default)
6.2.7
Register 15 – ADC Control 7, Default 0011 0000
Bit Name
Bit
Description
ADCRampRate
7:6
00 – 0.5 dB per 4 LRCK digital volume control ramp rate (default)
01 – 0.5 dB per 8 LRCK digital volume control ramp rate
10 – 0.5 dB per 16 LRCK digital volume control ramp rate
11 – 0.5 dB per 32 LRCK digital volume control ramp rate
ADCSoftRamp
5
0 – disabled digital volume control soft ramp
1 – enabled digital volume control soft ramp (default)
ADCZeroCrs
4
0 – disabled digital volume control change at zero cross
1 – enabled digital volume control change at zero cross (default)
ADCLeR
3
0 – normal (default)
1 – both channel gain control is set by ADC left gain control register
ADCMute
2
0 – normal (default)
1 – mute ADC digital output



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com