D17133CS datasheet(205/289 Pages) NEC

205 / 289 page

CHAPTER 18

INSTRUCTION SET

190

If the addition result is zero, with the compare flag reset (CMP=0), the zero flag Z is set.

If the addition result is zero, with the compare flag set (CMP=1), the zero flag Z is not changed.

Addition can be executed in binary 4-bit or BCD. The BCD flag for the PSWORD specifies which kind of

addition is to be executed.

<3> Example 1

Adds the address 0.2FH contents to the address 0.03H contents, when row address 0 (0.00H-0.0FH) in bank

0 is specified as the general register (RPH=0, RPL=0), and stores the result in address 0.03H:

(0.03H)

← (0.03H) + (0.2FH)

MEM003

MEM

0.03H

MEM02F

MEM

0.2FH

MOV

BANK, #00H

; Data memory bank 0

MOV

RPH, #00H

; General register bank 0

MOV

RPL, #00H

; General register row address 0

ADD

MEM003, MEM02F

Example 2

Adds the address 0.2FH contents to the address 0.23H contents, when row address 2 (0.20H-0.2FH) in bank

0 is specified as the general register (RPH=0, RPL=4), and stores the result in address 0.23H:

(0.23H)

← (0.23H) + (0.2FH)

MEM023

MEM

0.23H

MEM02F

MEM

0.2FH

MOV

BANK, #00H

; Data memory bank 0

MOV

RPH, #00H

; General register bank 0Note

MOV

RPL, #04H

; General register row address 2

ADD

MEM023, MEM02F

RPH

RPL

Bit

Data

Note

Bank

Row

Address

D17133CS Datasheet(PDF) 205 Page - NEC

D17133CS Datasheet(HTML) 205 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL