ADPD144RI datasheet(29/34 Pages) AD

29 / 34 page

Data Sheet

ADPD144RI

Rev. A | Page 29 of 34

Address

Data

Bit

Default

Value

Access

Name

Description

[1:0]

0x0

R/W

SLOTA_TIA_GAIN_2

TIA gain for Time Slot A Channel 2.

0: 200 kΩ.

1: 100 kΩ.

2: 50 kΩ.

3: 25 kΩ.

Table 16. AFE Configuration Registers, Time Slot B

Address

Data

Bit

Default

Value

Access

Name

Description

0x3B

[15:0]

0x22FC

R/W

SLOTB_AFEMODE

AFE configuration for Time Slot B.

Recommended setting: write 0x21F4.

0x44

[15:7]

0x038

R/W

Reserved

0x0

R/W

SLOTB_TIA_IND_EN

Enable Time Slot B TIA gain individual settings. When it is enabled,

Channel 1 receives the TIA gain from Register 0x44, Bits[1:0], and

Channel 2 to Channel 4 receive the settings from Register 0x55, Bits[11:6].

0: disable TIA gain individual setting.

1: enable TIA gain individual setting.

[5:4]

0x3

R/W

Reserved

Write 0x03.

[3:2]

0x2

R/W

Reserved

Write 0x1.

[1:0]

0x0

R/W

SLOTB_TIA_GAIN

TIA gain for Time Slot B. When SLOTB_TIA_IND_EN is enabled, this value is

for Time Slot B Channel 1 TIA gain. When SLOTB_TIA_ IND_EN is

disabled, it is for all four Time Slot B Channel TIA gain settings.

0: 200 kΩ.

1: 100 kΩ.

2: 50 kΩ.

3: 25 kΩ.

0x45

[15:0]

0xADA5

R/W

SLOTB_AFE_CON

AFE connection in Time Slot B.

0xADA5: analog full path mode.

0xB065: TIA ADC mode.

Others: reserved.

SYSTEM REGISTERS

Table 17. System Registers

Address

Data

Bit

Default

Access

Name

Description

0x00

[15:8]

0x00

R/W

FIFO_SAMPLES

FIFO status. Number of available bytes to be read from the FIFO. When

comparing this to the FIFO length threshold (Register 0x06, Bits[13:8]),

note that the FIFO status value is in bytes and the FIFO length thresh-

old is in words, where one word = two bytes. With the FIFO_ACCESS_ENA

bit set, write 1 to Bit 15 of FIFO_SAMPLES to clear the contents of the FIFO.

0x00

R/W

Reserved

0x00

R/W

SLOTB_INT

Time Slot B interrupt. Describes the type of interrupt event. A 1

indicates an interrupt of a particular event type has occurred. Write a 1

to clear the corresponding interrupt. After clearing the interrupt, the

0x00

R/W

SLOTA_INT

Time Slot A interrupt. Describes the type of interrupt event. A 1

indicates an interrupt of a particular event type has occurred. Write a 1

to clear the corresponding interrupt. After clearing the interrupt, the

[4:0]

0x00

R/W

Reserved

ADPD144RI Datasheet(PDF) 29 Page - Analog Devices

ADPD144RI Datasheet(HTML) 29 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

Datasheet Download

Link URL