Electronic Components Datasheet Search
  English  ▼

X  

C161 Datasheet(PDF) 103 Page - Infineon Technologies AG

Part # C161
Description  16-Bit Single-Chip Microcontroller
PDF  400 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

C161 Datasheet(HTML) 103 Page - Infineon Technologies AG

Back Button C161 Datasheet HTML 99Page - Infineon Technologies AG C161 Datasheet HTML 100Page - Infineon Technologies AG C161 Datasheet HTML 101Page - Infineon Technologies AG C161 Datasheet HTML 102Page - Infineon Technologies AG C161 Datasheet HTML 103Page - Infineon Technologies AG C161 Datasheet HTML 104Page - Infineon Technologies AG C161 Datasheet HTML 105Page - Infineon Technologies AG C161 Datasheet HTML 106Page - Infineon Technologies AG C161 Datasheet HTML 107Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 103 / 400 page
background image
&3,
,QWHUUXSW DQG 7UDS )XQFWLRQV
User’s Manual
5-21
1999-08
5.6
PEC Response Times
The PEC response time defines the time from an interrupt request flag of an enabled
interrupt source being set until the PEC data transfer being started. The basic PEC
response time for the C161PI is 2 instruction cycles.
Figure 5-5
Pipeline Diagram for PEC Response Time
In the figure above the respective interrupt request flag is set in cycle 1 (fetching of
instruction N). The indicated source wins the prioritization round (during cycle 2). In cycle
3 a PEC transfer “instruction” is injected into the decode stage of the pipeline,
suspending instruction N+1 and clearing the source's interrupt request flag to '0'. Cycle
4 completes the injected PEC transfer and resumes the execution of instruction N+1.
All instructions that entered the pipeline after setting of the interrupt request flag (N+1,
N+2) will be executed after the PEC data transfer.
Note: When instruction N reads any of the PEC control registers PECC7...PECC0, while
a PEC request wins the current round of prioritization, this round is repeated and
the PEC data transfer is started one cycle later.
The minimum PEC response time is 3 states (6 TCL). This requires program execution
from the internal code memory, no external operand read requests and setting the
interrupt request flag during the last state of an instruction cycle. When the interrupt
request flag is set during the first state of an instruction cycle, the minimum PEC
response time under these conditions is 4 state times (8 TCL).
Pipeline Stage Cycle 1
Cycle 2
Cycle 3
Cycle 4
FETCH
N
N + 1
N + 2
N + 2
DECODE
N - 1
N
PEC
N + 1
EXECUTE
N - 2
N - 1
N
PEC
WRITEBACK
N - 3
N - 2
N - 1
N
PEC Response Time
1
0
IR-Flag



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com