Electronic Components Datasheet Search
  English  ▼

X  

LIS2DW12 Datasheet(PDF) 11 Page - STMicroelectronics

Part # LIS2DW12
Description  MEMS digital output motion sensor: high-performance ultra-low-power 3-axis
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

LIS2DW12 Datasheet(HTML) 11 Page - STMicroelectronics

Back Button LIS2DW12 Datasheet HTML 7Page - STMicroelectronics LIS2DW12 Datasheet HTML 8Page - STMicroelectronics LIS2DW12 Datasheet HTML 9Page - STMicroelectronics LIS2DW12 Datasheet HTML 10Page - STMicroelectronics LIS2DW12 Datasheet HTML 11Page - STMicroelectronics LIS2DW12 Datasheet HTML 12Page - STMicroelectronics LIS2DW12 Datasheet HTML 13Page - STMicroelectronics LIS2DW12 Datasheet HTML 14Page - STMicroelectronics LIS2DW12 Datasheet HTML 15Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 66 page
background image
Table 8. I²C high-speed mode specifications at 1 MHz and 3.4 MHz
Mode
Symbol
Parameter
Min
Max Unit
Fast mode plus(1)
fSCL
SCL clock frequency
0
1
MHz
tHD;STA Hold time (repeated) START condition
260
-
ns
tLOW
Low period of the SCL clock
500
-
tHIGH
High period of the SCL clock
260
-
tSU;STA Setup time for a repeated START condition
260
-
tHD;DAT Data hold time
0
-
tSU;DAT Data setup time
50
-
trDA
Rise time of SDA signal
-
120
tfDA
Fall time of SDA signal
-
120
trCL
Rise time of SCL signal
20*Vdd/5.5 120
tfCL
Fall time of SCL signal
20*Vdd/5.5 120
tSU;STO Setup time for STOP condition
260
-
Cb
Capacitive load for each bus line
-
550
pF
tVD;DAT Data valid time
-
450
ns
tVD;ACK Data valid acknowledge time
-
450
VnL
Noise margin at low level
0.1Vdd
-
V
VnH
Noise margin at high level
0.2Vdd
-
tSP
Pulse width of spikes that must be suppressed by the input filter
0
50
ns
High-speed mode(1)
fSCLH
SCLH clock frequency
0
3.4 MHz
tSU;STA Setup time for a repeated START condition
160
-
ns
tHD;STA Hold time (repeated) START condition
160
-
tLOW
Low period of the SCLH clock
160
-
tHIGH
High period of the SCLH clock
60
-
tSU;DAT Data setup time
10
-
tHD;DAT Data hold time
0
70
trCL
Rise time of SCLH signal
10
40
trCL1
Rise time of SCLH signal after a repeated START condition and after an
acknowledge bit
10
80
tfCL
Fall time of SCLH signal
10
40
trDA
Rise time of SDAH signal
10
80
tfDA
Fall time of SDAH signal
10
80
tSU;STO Setup time for STOP condition
160
-
Cb
Capacitive load for each bus line
-
100
pF
VnH
Noise margin at high level
0.2Vdd
-
V
tSP
Pulse width of spikes that must be suppressed by the input filter
0
10
ns
1. Data based on characterization, not tested in production.
LIS2DW12
Communication interface characteristics
DS11811 - Rev 8
page 11/66



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com