DS3172 datasheet(29/232 Pages) DALLAS

29 / 232 page

DS3171/DS3172/DS3173/DS3174

29 of 230

PIN NAME

TYPE

PIN DESCRIPTION

This output is enabled when the TX LIU is enabled and the output is enabled to be

driven. When it is not enabled, it is in a high impedance state.

DS3: 44.736 Mbps +20ppm

E3: 34.368 Mbps +20ppm

RXPn

Receive Positive analog

RXPn: This pin and the RXNn pin form a differential AMI input which is coupled to the

outbound 75

W coaxial cable through a 2:1 step-up transformer (Figure 1-1). This input

is used when the RX LIU is enabled and is ignored when the LIU is disabled.

DS3: 44.736 Mbps +20ppm

E3: 34.368 Mbps +20ppm

RXNn

Receive Negative analog

RXNn: This pin and the RXPn pin form a differential AMI input which is coupled to the

outbound 75

W coaxial cable through a 2:1 step-up transformer (Figure 1-1). This input

is used when the LIU is enabled and is ignored when the LIU is disabled.

DS3: 44.736 Mbps +20ppm

E3: 34.368 Mbps +20ppm

RLCLKn

Receive Line Clock Input

RLCLKn: This clock is typically used for the reference clock for the RPOSn / RDATn,

RNEGn / RLCVn signals but can also be used as the reference clock for the RSERn,

RSOFOn / RDENn, TSOFIn, TSERn, TSOFOn / TDENn, TPOSn / TDATn and

TNEGn signals. This input is ignored when the LIU is enabled.

This input signal can be inverted.

DS3: 44.736 MHz +20 ppm

E3: 34.368 MHz +20 ppm

RPOSn /

RDATn

Iad

Receive Positive AMI / Data

RPOSn: When the port line is configured for B3ZS, HDB3 or AMI mode and the LIU is

disabled, a high on this pin indicates that a positive pulse has been detected using an

external LIU. The signal is sampled on the positive clock edge of the referenced clock

pin if the clock pin signal is not inverted, otherwise it is sampled on the falling edge of

the clock. The signal is typically referenced to the RLCLKn line clock input pins, but it

can be referenced to the RCLKOn output pins.

This input signal can be inverted.

RDATn: When the port line interface is configured for UNI mode, the un-encoded

receive signal is input on this pin. The signal is sampled on the positive clock edge of

the referenced clock pin if the clock pin signal is not inverted, otherwise it is sampled

on the falling edge of the clock. The signal is typically referenced to the RLCLKn line

clock input pins, but it can be referenced to the RCLKOn output pins.

This input signal can be inverted.

DS3: 44.736 Mbps +20ppm

E3: 34.368 Mbps +20ppm

RNEGn /

RLCVn

Iad

Receive Negative AMI / Line Code Violation / Line OH Mask input

RNEGn: When the port line is configured for B3ZS, HDB3 or AMI mode and the LIU is

disabled, a high on this pin indicates that a negative pulse has been detected using

an external LIU. The signal is sampled on the positive clock edge of the referenced

clock pin if the clock pin signal is not inverted, otherwise it is sampled on the falling

edge of the clock. The signal is typically referenced to the RLCLKn line clock input

pins, but it can be referenced to the RCLKOn output pins.

This input signal can be inverted.

DS3: 44.736 Mbps +20ppm

E3: 34.368 Mbps +20ppm

RLCVn: When the port line interface is configured for UNI mode, the BPV counter in

the encoder/decoder block is incremented each clock when this signal is high. The

signal is sampled on the positive clock edge of the referenced clock pin if the clock

pin signal is not inverted, otherwise it is sampled on the falling edge of the clock. The

signal is typically referenced to the RLCLKn line clock input pins, but it can be

DS3172 Datasheet(PDF) 29 Page - Dallas Semiconductor

DS3172 Datasheet(HTML) 29 Page - Dallas Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL