| Electronic Components Datasheet Search |
|
DS3172 Datasheet(PDF) 45 Page - Dallas Semiconductor |
|
|
|||||||||||||||||||||||||||||
DS3172 Datasheet(HTML) 45 Page - Dallas Semiconductor |
|
45 / 232 page ![]() DS3171/DS3172/DS3173/DS3174 45 of 230 Figure 8-23. 16-Bit Mode without Byte Swap 0x1234 0x5678 Note: Address 0x2B0 = 0x1234 0x2B2 = 0x5678 0x2B0 0x2B2 D[15:0] A[10:1] A[0]/BSWAP Z Z Z Z RD WR CS RDY Figure 8-24. 16-Bit Mode with Byte Swap 0x3412 0x7856 Note: Address 0x2B0 = 0x1234 0x2B2 = 0x5678 0x2B0 0x2B2 D[15:0] A[10:1] A[0]/BSWAP Z Z Z Z RD WR CS RDY Clearing status latched registers on a read or write access is selectable via the GL.CR1.LSBCRE register bit. Clearing on read clears all bits in the register, while the clear on write clears only those bits which are written with a ‘1’ when the user writes to the status latched register. To use the Clear on Read method, the user must only read the status latched register. All bits are set to zero after the read. Figure 8-25 shows a read of a status latched register and another read of the same register verifying the register has cleared. To use the Clear on Write method, the user must write the register with ones in the bit locations that he desires to clear. Figure 8-26 shows a read, a write, and then a subsequent read revealing the results of clearing of the bits that he wrote a ‘1.’ See also Section 10.1.5. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |