SC3200 datasheet(181/447 Pages) AMD

181 / 447 page

AMD Geode™ SC3200 Processor Data Book

181

Core Logic Module

Revision 5.1

Power Management SMI Status Reporting Registers

The Core Logic module updates status registers to reflect

the SMI sources. Power management SMI sources are the

device idle timers, address traps, and general purpose I/O

pins.

Power management events are reported to the GX1 mod-

ule through the active low SMI# signal. When an SMI is ini-

tiated, the SMI# signal is asserted low and is held low until

all SMI sources are cleared. At that time, SMI# is de-

asserted.

All SMI sources report to the Top Level SMI Status register

(F1BAR0+I/O Offset 02h) and the Top Level SMI Status

Mirror register (F1BAR0+I/O Offset 00h). The Top SMI Sta-

tus and Status Mirror registers are the top level of hierarchy

for the SMI Handler in determining the source of an SMI.

These two registers are identical except that reading the

Since all SMI sources report to the Top Level SMI Status

requiring a second level of SMI status reporting. The sec-

ond level of SMI status reporting is set up very much like

the top level. There are two status reporting registers, one

“read only” (mirror) and one “read to clear”. The data

returned by reading either offset is the same, the difference

between the two being that the SMI can not be cleared by

reading the mirror register.

Figure 6-11 on page 181 shows an example SMI tree for

checking and clearing the source of General Purpose Tim-

ers and the User Defined Trap generated SMI.

Figure 6-11. General Purpose Timer and UDEF Trap SMI Tree Example

SMI# Asserted

SMM software reads SMI Header

If Bit X = 0

(Internal SMI)

If Bit X = 1

(External SMI)

Call internal SMI handler

to take appropriate action

GX1

Core Logic

F1BAR0+I/O

Read to Clear

to determine

top-level source

of SMI

F1BAR0+I/O

Offset 06h

Read to Clear

Bits [15:10]

Bits [8:0]

Bit 9

GTMR_TRP_SMI

Offset 02h

Module

to determine

second-level

source of SMI

Bit 5

PCI_TRP_SMI

Bit 4

UDEF3_TRP_SMI

Bit 3

UDEF2_TRP_SMI

Bit 2

UDEF1_TRP_SMI

Bit 1

GPT2_SMI

Bit 0

GPT1_SMI

Take

Appropriate

Action

Other_SMI

If bit 9 = 1,

Source of SMI

is GP Timer or UDEF Trap

Bits [15:6]

RSVD

Top Level

Second Level

SMI De-asserted after all SMI Sources are Cleared

(i.e., Top and Second Levels - note some sources may have a Third Level)

Module

SC3200 Datasheet(PDF) 181 Page - Advanced Micro Devices

SC3200 Datasheet(HTML) 181 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL