SC3200 datasheet(75/447 Pages) AMD

75 / 447 page

AMD Geode™ SC3200 Processor Data Book

Signal Definitions

Revision 5.1

3.4.9

IDE Interface Signals

Signal Name

Ball No.

Type

Description

Mux

EBGA

TEPBGA

IDE_RST#

A22

AA1

IDE Reset. This signal resets all the devices

that are attached to the IDE interface.

TFTDCK

IDE_ADDR2

C17

IDE Address Bits. These address bits are

used to access a register or data port in a

device on the IDE bus.

TFTD4

IDE_ADDR1

C26

AE1

TFTD2

IDE_ADDR0

A26

AD3

TFTD3

IDE_DATA[15:0]

See

Table 3-3

on page

38.

See

Table 3-5

on page

54.

I/O

IDE Data Lines. IDE_DATA[15:0] transfers

data to/from the IDE devices.

The IDE interface is

muxed with the TFT

interface. See Table

3-7 on page 59 for

details.

IDE_IOR0#

C21

IDE I/O Read Channels 0 and 1.

IDE_IOR0# is the read signal for Channel 0

and IDE_IOR1# is the read signal for Chan-

nel 1. Each signal is asserted at read

accesses to the corresponding IDE port

addresses.

TFTD10

IDE_IOR1#

AH3

D28

GPIO6+DTR2#/

BOUT2+SDTEST5#

IDE_IOW0#

D24

AD2

IDE I/O Write Channels 0 and 1.

IDE_IOW0# is the write signal for Channel 0.

IDE_IOW1# is the write signal for Channel 1.

Each signal is asserted at write accesses to

corresponding IDE port addresses.

TFTD9

IDE_IOW1#

AG4

C28

GPIO9+DCD2#+

SDTEST2

IDE_CS0#

A27

AF2

IDE Chip Selects 0 and 1. These signals are

used to select the command block registers

in an IDE device.

TFTD5

IDE_CS1#

C16

TFTDE

IDE_IORDY0

A25

AD1

I/O Ready Channels 0 and 1. When de-

asserted, these signals extend the transfer

cycle of any host register access if the

required device is not ready to respond to the

data transfer request.

Note:

selected

IDE_IORDY0

IDE_IORDY1

function(s)

but

not

used, then signal(s) should be tied

high.

TFTD11

IDE_IORDY1

AJ1

B29

GPIO10+DSR2#+

SDTEST1

IDE_DREQ0

C24

AC4

DMA Request Channels 0 and 1. The

IDE_DREQ signals are used to request a

DMA transfer from the SC3200. The direction

of transfer is determined by the IDE_IOR/

IOW signals.

Note:

selected

IDE_DREQ0/

IDE_DREQ1 function but not used,

tie IDE_DREQ0/IDE_DREQ1 low.

TFTD8

IDE_DREQ1

AJ2

C31

GPIO8+CTS2#

+SDTEST5

IDE_DACK0#

C25

AD4

DMA Acknowledge Channels 0 and 1. The

IDE_DACK# signals acknowledge the DREQ

request to initiate DMA transfers.

TFTD0

IDE_DACK1#

AH4

C30

GPIO7+RTS2#

+SDTEST0

SC3200 Datasheet(PDF) 75 Page - Advanced Micro Devices

SC3200 Datasheet(HTML) 75 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL