SC3200 datasheet(89/447 Pages) AMD

89 / 447 page

AMD Geode™ SC3200 Processor Data Book

General Configuration Block

Revision 5.1

Reserved. Always write 0.

AC97CKEN (Enable AC97_CLK Output). This bit enables the output drive of AC97_CLK (EBGA ball AJ14 / TEPBGA ball

P31).

0: AC97_CLK output is HiZ.

1: AC97_CLK output is enabled.

TFTIDE (TFT/IDE). Determines whether certain balls are used for TFT signals or for IDE signals. Note that there are no

additional dependencies.

Ball #

0: IDE Signals

1: GPIO and TFT Signals

EBGA / TEPBGA

Name

A26 / AD3

IDE_ADDR0

TFTD3

C26 / AE1

IDE_ADDR1

TFTD2

C17 / U2

IDE_ADDR2

TFTD4

B24 / AC3

IDE_DATA0

TFTD6

A24 / AC1

IDE_DATA1

TFTD16

D23 / AC2

IDE_DATA2

TFTD14

C23 / AB4

IDE_DATA3

TFTD12

B23 / AB1

IDE_DATA4

FP_VDD_ON

A23 / AA4

IDE_DATA5

CLK27M

C22 / AA3

IDE_DATA6

IRQ9

B22 / AA2

IDE_DATA7

INTD#

A21 / Y3

IDE_DATA8

GPIO40

C20 / Y2

IDE_DATA9

DDC_SDA

A20 / Y1

IDE_DATA10

DDC_SCL

C19 / W4

IDE_DATA11

GPIO41

B19 / W3

IDE_DATA12

TFTD13

A19 / V3

IDE_DATA13

TFTD15

C18 / V2

IDE_DATA14

TFTD17

B18 / V1

IDE_DATA15

TFTD7

A27 / AF2

IDE_CS0#

TFTD5

C16 / P2

IDE_CS1#

TFTDE

C21 / Y4

IDE_IOR0#

TFTD10

D24 / AD2

IDE_IOW0#

TFTD9

C24 / AC4

IDE_DREQ0

TFTD8

C25 / AD4

IDE_DACK0#

TFTD0

A22 / AA1

IDE_RST#

TFTDCK

A25 / AD1

IDE_IORDY0

TFTD11

D25 / AF1

IRQ14

TFTD1

Table 4-2. Multiplexing, Interrupt Selection, and Base Address Registers (Continued)

Bit

Description

SC3200 Datasheet(PDF) 89 Page - Advanced Micro Devices

SC3200 Datasheet(HTML) 89 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL