Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

SC3200 Datasheet(PDF) 80 Page - Advanced Micro Devices

Part # SC3200
Description  AMD GEODE-TM SC3200 PROCESSOR
PDF  447 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

SC3200 Datasheet(HTML) 80 Page - Advanced Micro Devices

Back Button SC3200 Datasheet HTML 76Page - Advanced Micro Devices SC3200 Datasheet HTML 77Page - Advanced Micro Devices SC3200 Datasheet HTML 78Page - Advanced Micro Devices SC3200 Datasheet HTML 79Page - Advanced Micro Devices SC3200 Datasheet HTML 80Page - Advanced Micro Devices SC3200 Datasheet HTML 81Page - Advanced Micro Devices SC3200 Datasheet HTML 82Page - Advanced Micro Devices SC3200 Datasheet HTML 83Page - Advanced Micro Devices SC3200 Datasheet HTML 84Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 447 page
background image
80
AMD Geode™ SC3200 Processor Data Book
Signal Definitions
Revision 5.1
3.4.14
AC97 Audio Interface Signals
Signal Name
Ball No.
Type
Description
Mux
EBGA
TEPBGA
BIT_CLK
AL14
U30
I
Audio Bit Clock. The serial bit clock from
the codec.
Note:
If selected as BIT_CLK function but
not used, tie BIT_CLK low.
F_TRDY#
SDATA_OUT
AK13
P29
O
Serial Data Output. This output transmits
audio serial data to the codec.
TFT_PRSNT (Strap)
SDATA_IN
AK14
U31
I
Serial Data Input. This input receives serial
data from the primary codec.
Note:
If selected as SDATA_IN function
but not used, tie SDATA_IN low.
F_GNT0#
SDATA_IN2
H31
AL8
I
Serial Data Input 2. This input receives
serial data from the secondary codec. This
signal has wakeup capability.
---
SYNC
AL13
P30
O
Serial Bus Synchronization. This bit is
asserted to synchronize the transfer of data
between the SC3200 and the AC97 codec.
CLKSEL3 (Strap)
AC97_CLK
AJ14
P31
O
Codec Clock. It is twice the frequency of the
Audio Bit Clock.
---
AC97_RST#
AJ15
U29
O
Codec Reset. S3 to S5 wakeup is not sup-
ported because AC97_RST# is powered by
VIO. If wakeup from states S3 to S5 are
needed, a circuit in the system board should
be used to reset the AC97 codec.
F_STOP#
PC_BEEP
AL15
V31
O
PC Beep. Legacy PC/AT speaker output.
GPIO16+
F_DEVSEL#
3.4.15
Power Management Interface Signals
Signal Name
Ball No.
Type
Description
Mux
EBGA
TEPBGA
CLK32
H29
AH8
O
32.768 KHz Output Clock
---
GPWIO0
E31
AH6
I/O
General Purpose Wakeup I/Os. These sig-
nals each have an internal pull-up of 100 K
Ω.
---
GPWIO1
G28
AK5
---
GPWIO2
G29
AJ6
---
LED#
D31
AL4
O
LED Control. Drives an externally connected
LED (on, off or a 1 Hz blink). Sleeping /
Working indicator. This signal is an open-
drain output.
---
ONCTL#
E30
AJ5
O
On / Off Control. This signal indicates to the
main power supply that power should be
turned on. This signal is an open-drain out-
put.
---



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com